


Glitches and Hazards in Digital Circuits







Hazards

	<u>s and a Hazards</u> A <i>glitch</i> is a fast "spike" usually unwanted.
	A giner is a last spike usually unwanted.
	A <i>hazard</i> in a circuit may produce a glitch. if the propagation delays are unbalanced.
<u>The Cla</u>	ssification of Hazards by the Glitch They May Produce static-zero hazard;
	signal is static at zero, glitch rises.
	static-one hazard;
	signal is one, glitch falls.
	dynamic hazard;
	signal is changing, up or down





















Modified; November 1, '97











© John Knight






© John Knight









© John Knight


Glitches and Hazards in Digital Circuits -



Algebra and Hazards.

In hazards, delays temporarily make $x = \overline{x}$. In algebra with hazards, treat x and \overline{x} as separate variables.






For work with dynamic hazards, avoid the distributive law. (Factoring)

The distributive laws can create dynamic hazards from static hazards, even a masked one.

They will not remove or create *static* hazards.



© John Knight



Algebra of Hazards


Algebra of Hazards The basic forms for hazards and their equations. x and \overline{x} are treated as separate variables. If a circuit has a hazard, the equation of the circuit will reduce to one of these forms. **FIG. 1-14** Х Static-0 **Dynamic** Х ΧХ $x\overline{x} + x$ Static-1 **Dynamic** $x + \overline{x}$ $(x + \overline{x})x$ An Example Below, a hazard in x must reduce to a basic hazard circuit when c=1 or when c=0. No Hazard С Static-1 hazard X $(c + \overline{x})xc$ $cx + \overline{x}$ **Circuit equation is FIG. 1-16 Circuit equation is FIG. 1-15** $(c + \overline{x})xc$ CX + XWhen c = 1, get $(1 + \bar{x})x1 = x$ when c = 1 get When c = 0, get $(0 + \overline{x})x0 = 0$ $1x + \overline{x} = x + \overline{x}$ There are no hazard

© John Knight

Electronics Department, Carleton University

The hazard is "exposed"





© John Knight



Method

Locating and Repairing Hazards Algebraically

- This method will find all hazards static-1, static-0, and dynamic.
- The circuits do not need to be Σ of Π or Π of Σ . F = (a + b + cb)de + (ea + db)c
- Much faster than maps; It will find all types of hazards on one pass.
- It can also find how to mask them.

Method

- 1. Remove confusing extended overbars.
- 2. Find which variables cannot have hazards.
- 3. Check for hazards in each variable. Select one variable for checking make other variables 1 or 0 to bring out hazard
- 4. Find masking terms if needed.

1. $(\overline{A + B}) + \overline{A \cdot C} = \overline{A} \cdot \overline{B} + (\overline{A} + \overline{C})$

2. Need both X and \overline{X}

3.
$$X \cdot \overline{X}$$
, $X + \overline{X}$, $X + X \cdot \overline{X}$

$$AX + (B\overline{X} + C)$$
$$1X + (1\overline{X} + 0)$$


$$\overline{X} + \overline{X}$$

© John Knight




Example






© John Knight









© John Knight


Printed; March 19, '01 Modified; November 1, '97



Locating Ha	zards Fror	n the Circuit	Equat	ion	
1.	Take the ci	rcuit equation F = (a + c) + cd	
2.		n variables do e a, b and d. =			and x. to be checked.
3.	Substitute			er variable + c, (c +	es. Try to get forms like: · c)c.
	a b c d	(a + c) (b + c)	+ cd	f	Type of hazard.
	0 0 C 0	$(0 + \overline{c}) (0 + c)$	+C0	cc	Static-0
	0 0 C 1	$0+\overline{C}$ $0+C$	C1	CC+C	Dynamic
	0 1 C 1	0 + c 1 + c	C1	C+C	Static-1
	0 1 C 0	$0 + \overline{C} + 1 + C$	C 0	Ċ	
		$1 + \overline{C} 0 + C$		C	
	10C1	1+ c 0+c	C1	C+C	
	1 1 C 1	1+ C 1+C	C1	1+C	
	11 C O	1+ C 1+C	C 0	1	
	Static-0 hazard when			a,b,d = (
	Dynamic hazard when		a,b,d = 0		
	Static-1 ha	azard when		a,b,d = 0	J,1,1.

© John Knight





© John Knight

Electronics Department, Carleton University


Printed; March 19, '01 Modified; November 1, '97



Locating H	Hazards; More Complex Exmple		
	Equation. $F = [(a + bc)d + (\overline{b} + a\overline{c})\overline{d}]\overline{a}b$)	
	Note which variables do not have both \overline{x} and x. Here all variables need further checking.		
	Select one letter to to be the variable that chan	ges.	
	Sequentially (one at a time) substitute 1 or 0 fo A little thought helps select which letter to		
abcd	$[(a + bc)d + (\overline{b} + a\overline{c})\overline{d}]\overline{a}b$		
a bcd a 1cd a 1 0d	$[(\mathbf{a} + \mathbf{bc})\mathbf{d} + (\mathbf{\overline{b}} + \mathbf{a}\mathbf{\overline{c}})\mathbf{\overline{d}}]\mathbf{\overline{a}}\mathbf{b}$ $[(\mathbf{a} + 1\mathbf{c})\mathbf{d} + (0 + \mathbf{a}\mathbf{\overline{c}})\mathbf{\overline{d}}]\mathbf{\overline{a}}1 = [(\mathbf{a}+\mathbf{c})\mathbf{d} + \mathbf{a}\mathbf{\overline{c}}\cdot\mathbf{\overline{d}}]\mathbf{\overline{a}}$ $set c = 0 = [(\mathbf{a}+0)\mathbf{d} + \mathbf{a}1\mathbf{\overline{d}}]\mathbf{\overline{a}} = [\mathbf{a}\cdot\mathbf{d}]\mathbf{a}$	_ c, must l	be 1, or F ≡ 0 be 0, or no a
a 100		+ a1]a = a⋅a	Static-0 for a 100
a101	or d may be 1 = $[\mathbf{a} \cdot 1 \cdot \mathbf{a}]$	+ a0] a = a ⋅ a	Static-0 for a 101
a b cd 0 b cd 0 b c 0	$[(a + bc)d + (\overline{b} + a\overline{c})\overline{d}]\overline{a}b$ $[(0 + bc)d + (\overline{b} + 0\overline{c})\overline{d}]1b = [bcd + \overline{b}\cdot\overline{d}]b$ $[(bc0 + \overline{b}1]b = [\overline{b}]b$	d must be Static-0 fo	a 1, or $F \equiv 0$ a 0 or no \overline{b} br 0 b - 0 ard is independent of c.
ab c d 01 c d abc d 01c d	$[(a + bc)d + (\overline{b} + a\overline{c})\overline{d}]\overline{a}b =$ $[(0 + 1c)d + (0 + 0\overline{c})\overline{d}]11 = [cd]$ $[(a + bc)d + (\overline{b} + a\overline{c})d]\overline{a}b =$ $[(0 + 1c)d + (0 + 0c)d]11 = [cd]$	There is r ā,b must k	be 1,1, or $F \equiv 0$ no c, hence no hazard be 1,1, or $F \equiv 0$ o d, hence no hazard



Graph of the previous hazard search






cating H	azards; Example three	
Equatio	n. $F = \overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(c \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot c \cdot \overline{e}$	÷У
	one letter, call it X, to to be the variable that changes. is which do not have both forms, \overline{X} and X, have no haxards	
If only o	ne X, set symbols ANDing X at 1, and ORing X at 0. $\overline{y}(\overline{e} +$	set <u>a,c,e</u> to 1, 1, 1 or no \mathbf{X} $\mathbf{X} \cdot \mathbf{c}$) set <u>c,e,y</u> to 1,0,1 or no \mathbf{X} $\mathbf{a} \cdot \mathbf{c} \cdot \mathbf{X} \cdot \mathbf{y}$ c must be 1 or no \mathbf{X}
abce y	$\overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(c \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot c \cdot e \cdot y$	
a bce y a b1ey	$\overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(c \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot c \cdot e \cdot y$ $\overline{y}(\overline{e} + \overline{b} \cdot 0) + b(1 \cdot e + \overline{a} \cdot 0\overline{e}) + a1e \cdot y = y \cdot \overline{e} + b \cdot e + a \cdot e \cdot y$	c must be 1, or no a no $\overline{a} =>$ no hazards in a
a b ce y a b 010	$\overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(c \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot c \cdot e \cdot y$ 1(0 + $\overline{b} \cdot 1$) + b(0.1 + $\overline{a} \cdot 1 \cdot 0$) + $a \cdot 0 \cdot 1 \cdot 0 = \overline{b} + 0$	$\overline{c}, \overline{e}, \overline{y}$ must be 1,0,1 or no \overline{b} no b => no hazards in b.
ab c e y ab c 1y a 0 c 01	$ \overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(\mathbf{c} \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot \mathbf{c} \cdot e \cdot y \overline{y}(0 + \overline{b} \cdot \overline{c}) + b(\mathbf{c} \cdot 1 + \overline{a} \cdot \overline{c} \cdot 0) + a \cdot \mathbf{c} \cdot 1 \cdot y = \overline{y} \cdot \overline{b} \cdot \overline{c} + b \cdot \mathbf{c} + a \cdot \mathbf{c} \cdot y = 1 \cdot 1 \cdot \overline{c} + 0 \cdot \mathbf{c} + a \cdot \mathbf{c} \cdot 0 $	e must be 1 or no c. \overline{y} , \overline{b} must be 1,1 or no \overline{c} no c => No hazards.
abc e y ab1 e y ab1 e 0 a11 e 0	$\overline{y}(\overline{e} + \overline{b} \cdot \overline{c}) + b(c \cdot e + \overline{a} \cdot \overline{c} \cdot \overline{e}) + a \cdot c \cdot e \cdot y$ $\overline{y}(\overline{e} + \overline{b} \cdot \overline{0}) + b(1 \cdot e + \overline{a} \cdot \overline{0} \cdot \overline{e}) + a \cdot 1 \cdot e \cdot y = \overline{y} \cdot \overline{e} + be + a \cdot e \cdot y$ $= 1\overline{e} + be + a \cdot e \cdot 0 = \overline{e} + be$ $= \overline{e} + e$	c must be 1 or no e y must be 1 or no e b must be 1 Static-1 for a11 e 0
abce y 1b11 y	$\overline{\mathbf{y}}(\overline{\mathbf{e}} + \overline{\mathbf{b}} \cdot \overline{\mathbf{c}}) + \mathbf{b}(\mathbf{c} \cdot \mathbf{e} + \overline{\mathbf{a}} \cdot \overline{\mathbf{c}} \cdot \overline{\mathbf{e}}) + \mathbf{a} \cdot \mathbf{c} \cdot \mathbf{e} \cdot \mathbf{y}$ $\overline{\mathbf{y}}(0 + \overline{\mathbf{b}} \cdot 0) + \mathbf{b}(1 \cdot 1 + 0 \cdot 0 \cdot 0) + 1 \cdot 1 \cdot 1 \cdot \mathbf{y} = \overline{\mathbf{b}} + \mathbf{y}$	a,c,e must be 1,1,1 or no y no $\overline{y} => No$ hazards in y .







Modified; November 1, '97


Glitches and Hazards in Digital Circuits -



Masking Hazards

Mask a static-1 with an AND gate.

A hazard is between two squares Since hazard is static-1, the function is 1 in those two squares Mask it with a function which is guaranteed 1 in those two squares 0 elsewhere That function is G = AB




© John Knight

Electronics Department, Carleton University

Printed; March 19, '01 Modified; November 1, '97






Glitches and Hazards in Digital Circuits



Masking Hazards Algebraically




© John Knight

Electronics Department, Carleton University


Printed; March 19, '01 Modified; November 1, '97







Masking Dynamic Hazards, cc + c






Were ne	ew hazards	s introduced because a and \overline{a} r	now app	ear in F?
This wil	l not happ	ened.		
As a ch	eck, consi	der a.		
bcd	(a + b)	{(a + c)(b + c)} + cd + ābd	F	Type of hazard
101	(a +1)	{(a + 1)(1 + 0)} + 01 + a11	1	No hazard
111	(a +1)	{(a + 0)(1 + 1)} + 11 + a11	1	No hazard




An Example of Locating Hazards





Explanation of \overline{\mathbf{b}} + \mathbf{b}\overline{\mathbf{b}} + \mathbf{b}






A rising glitch $b+\overline{b}$ is ORed with a falling glitch $b\overline{b}$.

With very good luck the two glitches to come exactly at the same time and cancel. More likely the rising glitch will be lost in the static 1 signal. Only the falling glitch will appear.


From symmetry, changes in "a" have the same behavior.

© John Knight

























Printed; March 19, '01 Modified; November 1, '97






© John Knight



Example: hazard free expression from last page. $F = a \cdot b + \overline{b} \cdot c + \overline{b} \cdot d + a \cdot c + a \cdot d$ Factoring (uses the distributive law) reduces parallel paths. Use xc + xd = x(c + d) $F = a \cdot b + \overline{b} \cdot (c + d) + a \cdot (c + d)$ = a b + (a + b)(c + d) $= a \cdot b + u$ No dynamic hazards (or static) Multiplying out (also uses distributive law) creates parallel paths Use ab + x = (a + x)(b + x) $F = a \cdot b + u$ 3 parallel paths F = (a + u)(b + u); $u = (a + \overline{b})(c + d)$ Dynamic hazard when a=0, c or d =1 $F => (0 + \overline{b})(b + \overline{b})$ $u = > \overline{b}$ We can still guarantee no static hazards $u = (a + \overline{b})(c + d)$ Using Forbidden Algebra That May Insert Hazards F = (a + u)(b + u) $F = a \cdot b + b \cdot c + \overline{b} \cdot d + a \cdot c + a \cdot d$ $= a(b + c + d) + \overline{b}(c + d)$ $= a(b + c + d) + \overline{b}(b + c + d)$ **Using bb = 0.** (don't do that!) $= (a + \overline{b})(b + c + d)$ 0 0 Static-0 when a,c,d= 0,0,0






© John Knight









The lower arrow goes through a "0." This "0" is part of the function.

F is supposed to be low for input A,B,X=1,1,0.
 One cannot fill in the "0" to mask the hazard.
 It is a *nonmaskable* or *function* hazard.



Another 2-variable function hazard. If B changes first (short path) there is no glitch. If A changes first (long path) there is a glitch.

Associated Maskable, Single-Variable Hazards




 $F= A\overline{X} + AB + \overline{B}X$ When AB=10 => F = $\overline{X} + X$ When AX=11 => F = B + \overline{B} Maskable, single-variable, static-1, hazards.

Maskable, Double-Variable Hazards

See a little later






© John Knight



General Multiple Variable Changes






General Multiple Variable Changes


Example: A Double Change With No Hazard

Two variables changing A,C,=,0,0 ->1,1. P = 2 = numper of variables changing at once. The possible transitions cover $2^{P} = 4$ squares. There are no hazards for any of the transitions.



Two variables changing $A,B = 0,0 \rightarrow 1,1$ Transitions can move over $2^{P} = 4$ squares. If the transition via the "wrap around," has no hazard. The direct path will cross the gap and give a glitch.






Example: Maskable Hazards

Any transitions between the centre variables, A and C, is a hazard.

The hazards can be masked by covering the centre four squares as shown on the right.

If other pairs, such as A and D change, a function hazard results, as shown.



© John Knight






There is a "hole" in the centre. It may give a glitch when A and C both change at once. The equation for the function is

 $F = AB + \overline{A}BD + CD + B\overline{C}D$


Fix BD = 11 to expose the hazard.

 $F = A + \overline{A} + C + \overline{C}$

This is a static-1, two-variable hazard.








© John Knight

Electronics Department, Carleton University

Printed; March 19, '01 Modified; November 1, '97








Hazards do not hurt synchronous circuits

In clocked logic, flip-flops only respond to the inputs slightly before the clock edge. See the circles on the waveforms below.

All variables change shortly after the clock edge.

The clock cycle is made long enough so the glitches die out long before the clock edge.


FIG. 1-31 The flip-flops only respond in the circled region on the waveforms below. A glitch at any other time will not influence state of the machine. The glitches die out long before the clock edge. The glitches have negligible influence.



© John Knight



Hazards Kill Asynchronous Circuits




© John Knight

Electronics Department, Carleton University

Printed; March 19, '01 Modified; November 1, '97





© John Knight



Outputs where hazards are of concern

Some displays are very sensitive to glitches.

Light emitting-diode displays will show slight "ghosts" in dim light.

Cathode-ray tube displays will usually show any glitches on their input signals.

Memories


Memory chips are asynchronous latches, and are sensitive to glitches.

Memory control leads must be glitch free.

Glitches in asynchronous inputs to synchronous circuits


Asynchronous inputs to synchronous circuits must be hazard free.

An input glitch on the clock edge, may be captured a valid on put.



© John Knight








Turn-Off Glitches Don't Bother Bus Drivers

Case: Drivers that connect for En = 1, and disconnect (tri-state) for En = 0. These drivers are sensitive only to static-0 hazards, not static-1.

A static-1 glitch may puts opposing signals on the bus.

A static-0 glitch only turns off the "on driver" momentarily. There is no other bus driver trying to pull the bus the other way. The bus stray capacitance will maintain the bus voltage during the glitch.

FIG. 1-35 A glitch that turns off a driver momentarily does no damage.




© John Knight




Absorption of Glitches by Gates **Gate Inertia (Inertial Delay)** For a fast pulse to propagate through a gate, it must be long enough to charge the gate internal capacitance. В Otherwise its energy is too small to change the output. **Propagation** Delav A rule of thumb В A pulse shorter than the propagation delay of the gate will not pass through it. This is called gate inertia or inertial delay. В Synchronous circuits would have <u>many many glitches except</u> for inertial delay. Digital simulator software uses inertial delay to keep simulation waveform displays from being a wasteland of glitches. Simulators normally suppress glitches shorter that a certain duration. The default duration is the propagation delay of the gate passing the glitch.

© John Knight














© John Knight



Balancing May Not Be Too Hard

- Inertial delay allows balance if the two paths are within a gate delay. (more or less)
- A few glitches getting through is not fatal if the objective is power saving.

© John Knight



Summary Of Hazards

Single variable change hazards

Can be found and cured.

Multiple variable change hazards

Can be found Are very plentiful Cannot be cured in general, they are part of the logic. May be reducable to single variable change.

See race-free state assignment in the Section on races and cycles.

Hazards are not important in truly synchronous circuits

Except for power consumption.

Don't mention false-paths.

Hazards are important in

Asynchronous circuits.

Latches and flip-flops Pulse catchers Debouncers

Memory interface signals High speed displays Bus Control



© John Knight