Frequency System ARCHITECTURE and DESIGN JOHN W. M. ROGERS CALVIN PLETT IAN MARSLAND

RF Systems Course: PLL Lecture I

Basic Phase Locked Loop (PLL) Operation

- Many ways to make a freq synthesizer, but PLL based is very common.
- Can have either integer N or frac N but most of this lecture will work for both.
- Integer N is simpler, so we start with it.
- PLL is a feedback system compares phase of a reference to phase of divided down VCO signal.
- Feedback forces these signals to be equal.

$$f_o = N \cdot f_{\rm ref}$$

- We use phase so no finite freq error.
- Reference is a quartz crystal
- very accurate, but can't make at high freq or make tunable.



PLL Components VCOs and Dividers

- VCO has an output freq which depends on an input voltage.
- Generally we assume it is linear but really it never is.

$$\omega_o = \omega_{\rm nom} + \omega_{\rm VCO} = \omega_{\rm nom} + K_{\rm VCO} v_c$$

- Since phase and freq are related by $\omega = \frac{d\theta}{dt}$
- We note that $\theta_{\rm VCO} = \int \omega_{\rm VCO} dt = K_{\rm VCO} \int_0^t v_c(\tau) d\tau$
- We will do a lot of analysis in Laplace domain so:

$$\frac{\theta_{\rm VCO}(s)}{v_c(s)} = \frac{K_{\rm VCO}}{s}$$

• For a divider we also note that: $\frac{\theta_{o}}{v_{c}} = \frac{1}{N} \cdot \frac{K_{VCO}}{s}$



PLL Components: Phase Detectors

• Phase detector produces output proportional to phase difference of two input signals.

 $v_e(s) = K_{\text{phase}} \left(\theta_R(s) - \theta_o(s) \right)$

- equation is linear -> may not hold over all phase differences.
- Typical tri-state phase detector shown at the right.
- It responds to rising edges that cause it to change state and produce UP and DN signals that control two current sources.





PLL Components: Phase Detectors

- If a rising edge of v_o is received -> VCO too fast -> DN pulse generated until v_r arrives.
- If a rising edge of v_r is received -> VCO too slow -> UP pulse generated until v_o arrives.
- If currents have a value of I then average output current is:

$$i_d = I \frac{\tau}{T} = \left(\frac{I}{2\pi}\right) \left(\theta_R - \theta_o\right)$$

• phase detector gain is:

$$K_{\text{phase}} = \frac{I}{2\pi}$$

Note responds to edges so waveform shape not that important.



PLL Components: Phase Detectors

- Note that for every given phase difference there is always two interpretations depending on when phase detector was started.
- Also note that phase detector is only linear for a limited range after which there is a nonlinear event!
- What if signals are at two different freqs?
- Turns out it will act like a freq detector as well no matter where you start it.
- Output will then push VCO in the right direction to try and make freqs equal.





PLL Components: The Loop Filter

- Loop filter typically an RC network that accepts current as input and produces voltage as output.
- transfer function is an impedance
- For typical filter shown at the right:

$$Z = R + \frac{1}{sC_1}$$

• Therefore the output can be found as

$$v_c = Z i_d$$



PLL Components: The Loop Filter

- Often to provide more attenuation at higher freqs 2^{nd} cap is added that is much smaller than $\rm C_1$
- With that cap freq response of filter is plotted below:





Continuous-Time Analysis of PLLs

- We now have s domain eqs for all the blocks that make up the system.
- Assuming that: $F(s) = R + \frac{1}{sC_1} = \frac{sC_1R + 1}{sC_1}$
- transfer function for the loop is:

$$\frac{\theta_{o}}{\theta_{R}} = \frac{\frac{IK_{VCO}}{2\pi \cdot N} \left(R + \frac{1}{sC_{1}}\right)}{s + \frac{IK_{VCO}}{2\pi \cdot N} \left(R + \frac{1}{sC_{1}}\right)} = \frac{\frac{IK_{VCO}}{2\pi \cdot NC_{1}} \left(RC_{1}s + 1\right)}{s^{2} + \frac{IK_{VCO}}{2\pi \cdot N} Rs + \frac{IK_{VCO}}{2\pi \cdot NC_{1}}}$$

This system has a natural freq and damping constant:

$$\omega_n = \sqrt{\frac{IK_{\rm VCO}}{2\pi \cdot NC_1}} \qquad \qquad \zeta = \frac{R}{2} \sqrt{\frac{IK_{\rm VCO}C_1}{2\pi \cdot N}}$$

This can also be written as:

$$C_{1} = \frac{IK_{\text{VCO}}}{2\pi \cdot N\omega_{n}^{2}} \qquad R = 2\zeta \sqrt{\frac{2\pi \cdot N}{IK_{\text{VCO}}C_{1}}} = \zeta \frac{4\pi \cdot N\omega_{n}}{IK_{\text{VCO}}}$$



• Sometimes it is more useful to have an eqn for control voltage because that is what we can see easily in simulation:

$$\frac{V_{\rm C}}{\omega_{\rm R}} = \frac{\frac{N\omega_{\rm n}^2}{K_{\rm VCO}} \left(\frac{2\zeta}{\omega_{\rm n}}s+1\right)}{s^2 + 2\zeta\omega_{\rm n}s + \omega_{\rm n}^2}$$

Continuous-Time Analysis of PLLs

- freq response of loop.
- below the natural freq, loop has gain and output phase will track input phase as intended.
- Above natural freq, loop has less and less effect so more and more the phase of the VCO has no relationship to the phase of the reference.



Discrete Time Analysis for PLL

- model of a PLL in s domain breaks down if things start changing at a significant fraction of reference freq.
- Since loop only "updates" once every reference period, in order for it to approximate continuous behaviour not much can change over that interval.
- This is guaranteed by choosing a loop BW which is small fraction (less than 1/10th) of the reference freq.
- If we fail to do this, loop can become unstable even if s domain poles are all in left hand plane.
- There is some detailed analysis in the book which isn't that important for the RF systems course.



Transient Behavior of PLLs

- We can take inverse Laplace transform of previous loop eqns to get eqns for transient response.
- eqns are given in the book and results are plotted on • the right.
- Note phase always returns to zero (there are 2) ٠ integrators in the loop) while control voltage settles to a new normalized value as expected.
- This is a linear response and only holds if phase detector and other components remain well modeled by their linear eqns.



2

Λ

Б

6

7

0

Example of Limits of Theory So, Far

- Assume damping const. = 0.707, 3dB BW = 150kHz.
- What is max freq step at input such that theory will still work? How long to settle under this condition?

 $\omega_n \approx \frac{\omega_{3dB}}{\left(1 + \zeta\sqrt{2}\right)} = \frac{2\pi \cdot 150kHz}{2} = 2\pi \cdot 75kHz$

 max normalized phase error is 0.46 so max phase error is:

$$\theta_{e_max} = 0.46 \frac{\Delta \omega}{\omega_n}$$

- max phase error that PFD can withstand is 2π
- Largest freq step system can handle is:

 $\Delta \omega_{max} = \frac{\theta_{e_{max}}\omega_n}{0.46} = \frac{2\pi (2\pi \cdot 75 kHz)}{0.46} = \frac{6.43Mrad}{s} = 1.02MHz$

- If freq step bigger than this, PLL will lose lock and cycle slip.
- Trans resp will look different than shown.
- Here will take till $\omega_n t = 7$ for PLL to settle or 14.9 μ s.



Nonlinear Transient Behaviour

- If a larger freq step is experienced PLL will "cycle slip" and have to re-acquire lock.
- In this case PFD will push VCO back in the right direction but it will be operating as a freq detector for a while.
- If we assume that CP is on roughly half the time: $\frac{\Delta v_C}{\Delta t} = \frac{I}{2C_1}$

• Solving for settling time:
$$\frac{\Delta v_C}{\Delta t} = \frac{I}{2C_T}$$



Some more math equivalents yields:

$$T_{s} = \frac{2C_{1}\Delta\omega N}{IK_{\rm VCO}} = \frac{\Delta\omega}{\pi\omega_{n}^{2}}$$

Nonlinear Transient Behaviour

- PLL will have 2 modes (CP on) means current is being pushed onto C₁ and C₂, and CP off where charge equalization happens between the 2 caps.
- At cycle slip CP goes from being on almost all the time to off almost all the time.





Nonlinear Transient Behaviour

- This is a more zoomed out look at a PLL that is acquiring lock.
- looking at the loop filter voltage.
- There are three cycle slips in the example.
- C₂ "smooths out" the behaviour so voltages don't try and change instantly.



Example of Estimation of Settling Times

- 3.7-4.3GHz synth with step size of 1MHz
- 40MHz XTAL, CP with $2\pi \cdot 100\mu$ A of output current, VCO with 3V supply are available
- Design frac N synth with loop BW = 150kHz
- Estimate settling time for 30MHz and 300MHz freq step.
- VCO operating with 3V supply must have 600MHz tuning range -> $\rm K_{\rm VCO} \simeq 200 \rm MHz/V.$
- For CP K_{phase} = 100µA/rad
- VCO freq 4GHz, reference freq 40MHz -> division ratio 100.
- 3dB freq of 150kHz for loop requires natural freq of 75kHz.

$$C_1 = \frac{IK_{\text{VCO}}}{2\pi \cdot N\omega_n^2} = \frac{2\pi \cdot 100\mu A \cdot (2\pi \cdot 200MHz/V)}{2\pi \cdot 100(2\pi \cdot 75kHz)^2} = 5.66nF$$

• Need damping const. -> choose 0.707

$$R = 2\zeta \sqrt{\frac{2\pi \cdot N}{IK_{\text{VCO}}C_1}} = \left(\frac{2}{\sqrt{2}}\right) \sqrt{\frac{2\pi \cdot 100}{2\pi \cdot 100\mu A \left(2\pi \cdot \frac{200MHz}{V}\right) \cdot 5.66nF}} = 530\Omega$$

- Set C₂ = 566pF (1/10th C₁)
- Output freq step of 30MHz and 300MHz corresponds to input step of 0.3MHz and 3MHz.
- From previous example can tolerate 1MHz input step without cycle slip.
- So for 30MHz step expect 15µs as before.
- 2nd case will have cycle slip so acquisition time is:

$$T_s = \frac{\Delta\omega}{\pi\omega_n^2} = \frac{2\pi \cdot 3MHz}{\pi(2\pi \cdot 75kHz)^2} = 27\mu s$$

- Complete settling will be $27\mu s$ plus $15\mu s$ for phase lock.
- Can simulate this with a circuit simulator using behavioural blocks.



Time μ s Response of the PLL design's control voltage during a 30-MHz frequency step.



Response of the PLL design's control voltage during a 300-MHz frequency step.

Various Noise Sources in PLLs

• VCO noise
$$\varphi^2_{VCO}(\Delta \omega) = \frac{C}{\Delta \omega^2} + D$$

Crystal reference noise

$$\varphi^{2}_{XTAL}(\Delta\omega) = 10^{-16\pm 1} \cdot \left[1 + \left(\frac{\omega_{0}}{2\Delta\omega \cdot Q_{L}}\right)^{2}\right] \left[1 + \frac{\omega_{c}}{\Delta\omega}\right]$$

- Frequency divider noise $\varphi^{2}_{\text{Div}_A \text{dded}}(\Delta \omega) \approx \frac{10^{-14\pm 1} + 10^{-27\pm 1} \omega_{\text{do}}^{2}}{2\pi \cdot \Delta \omega} + 10^{-16\pm 1} + \frac{10^{-22\pm 1} \omega_{\text{do}}}{2\pi}$
- Phase detector noise
- Charge pump noise $\varphi^2_{PD}(\Delta \omega) \approx \frac{2\pi \cdot 10^{-14\pm 1}}{\Delta \omega} + 10^{-16\pm 1}$
- Loop filter noise

$$i_{n_LPF} = \frac{1}{R} \cdot \frac{v_n s}{s + \frac{C_1 + C_2}{C_1 C_2 R}} \approx \frac{1}{R} \cdot \frac{v_n s}{s + \frac{1}{C_2 R}} \qquad v_n = \sqrt{4kTR} \bigoplus_{\substack{=\\ I = \\ I$$

• $\Sigma\Delta$ noise

$$\frac{\varphi_{\Sigma\Delta}^{2}(f) [\operatorname{rad}^{2}/\operatorname{Hz}]}{2} = \frac{(2\pi)^{2}}{24f_{r}} \cdot \left[2\sin\left(\frac{\pi f}{f_{r}}\right)\right]^{2(m-1)}$$
$$PN_{\Sigma\Delta}(f) [dBc/\operatorname{Hz}] = 10\log\left\{\frac{(2\pi)^{2}}{24f_{r}} \cdot \left[2\sin\left(\frac{\pi f}{f_{r}}\right)\right]^{2(m-1)}\right\}$$

In Band and Out of Band Noise

• Whether noise is LPF or HPF depends on where in the loop it is injected. Most noise is LPF:

$$\frac{\varphi_{\text{noiseout}}(s)}{\varphi_{\text{noise}}(s)} = \frac{\frac{IK_{\text{VCO}}}{2\pi \cdot C_1} (1 + RC_1 s)}{s^2 + \frac{IK_{\text{VCO}}}{2\pi \cdot N} Rs + \frac{IK_{\text{VCO}}}{2\pi \cdot NC_1}}$$

• VCO noise is HPF:

$$\frac{\varphi_{\text{noiseout}}(s)}{\varphi_{\text{noiseII}}(s)} = \frac{s^2}{s^2 + \frac{IK_{\text{VCO}}}{2\pi \cdot N}Rs + \frac{IK_{\text{VCO}}}{2\pi \cdot NC_1}}$$

• $\Sigma\Delta$ noise has its own transform but is also LPF

 $\frac{\varphi_{\text{noise_out}}(s)}{\varphi_{\Sigma\Delta}(s)} = \frac{K_{\text{VCO}}K_{\text{phase}}(1+sC_1R)}{s^2N(C_1+C_2)(1+sC_sR) + K_{\text{VCO}}K_{\text{phase}}(1+sC_1R)}$



Example Phase Noise Calculations

- Continue with same specs as previous examples.
- VCO has PN = -120dBc/Hz @ 1MHz offset (bottoms at -130dBc/Hz), CP noise current = $10pA/\sqrt{Hz}$
- Ignore all other noise what does PN plot look like? What if you needed to do this with only integer N?
- With Int N to get a step size of 1MHz need 1MHz reference so in that case N = 4000.
- With loop BW of 150KHz and damping const of 0.707 get C1 =141.5pF and R =21.2kΩ.
- will assume VCO falls at 20dB/decade thus VCO PN is:

$$C = \log^{-1}\left(\frac{PN_{VCO}}{10}\right) \cdot \Delta\omega^2 = \log^{-1}\left(\frac{-120}{10}\right) \cdot (2\pi \cdot 1MHz)^2 = 39.5 \frac{rad^4}{Hz^2}$$

• VCO bottoms at -130dBc/Hz :

$$D = \log^{-1}\left(\frac{PN_{VCO}}{10}\right) = \log^{-1}\left(\frac{-130}{10}\right) = 10^{-13}\frac{rad^2}{Hz}$$
$$\phi^2_{VCO}(\Delta\omega) = \sqrt{\frac{39.5}{\Delta\omega^2} + 10^{-13}}\frac{rad}{\sqrt{Hz}}$$

- noise from CP can be input referred by dividing by K_{Phase}

$$Noise_{CP} = \frac{i_n}{K_{Phase}} = \frac{10\frac{pA}{\sqrt{Hz}}}{100\frac{\mu A}{rad}} = 100n \cdot \frac{rad}{\sqrt{Hz}}$$

• Noise from the loop filter also moved back to input:



• Now need to transfer all noise to the output using appropriate TF

$$\phi_{\text{noise out_CP}}(s) = \frac{2.22 \cdot 10^{13} (1 + 3 \cdot 10^{-6} s)}{s^2 + 6.66 \cdot 10^5 s + 2.22 \cdot 10^{13}} 100n \cdot \frac{rad}{\sqrt{Hz}}$$

• To plot PN in dBc/Hz:

$$PN_{\text{CP}}(\Delta\omega) = 20\log\left(\left|\frac{2.22 \cdot 10^{13}(1+3 \cdot 10^{-6}j\Delta\omega)}{j\Delta\omega^2 + 6.66 \cdot 10^5j\Delta\omega + 2.22 \cdot 10^{13}}\right| 100n \cdot \frac{rad}{\sqrt{Hz}}\right)$$

- Others done in similar way.
- To get total noise:

$$\phi_{\text{total}} = \sqrt{\phi_{\text{noise out_CP}}^2 + \phi_{\text{noise out_VCO}}^2 \phi_{\text{noise out_LPF}}^2}$$





Example Phase Noise Calculations

• Now can compute int PN:

$$IntPN_{rms} = \frac{180\sqrt{2}}{\pi} \sqrt{\int_{f=10kHz}^{f=10MHz} \phi_{\text{total}}^2 df} = 0.41$$

• Using integer N specs results look like:



- Large division ratio clearly blows up in band noise!
- Clearly shows why you want frac N!

PLL Reference Feedthrough

- If CP up and down currents aren't equal can cause constant correction even in the locked state.
- E.g. charge is added, creating a phase error that then needs to be removed next cycle.
- This causes spurs at the reference frequency to get modulated onto the VCO output.



