Delta–Sigma Modulation in Fractional-N Frequency Synthesis

Tom A. D. Riley, Member, IEEE, Miles A. Copeland, Fellow, IEEE, and Tad A. Kwasniewski, Member, IEEE

Abstract—This paper describes a delta-sigma (Δ–Σ) modulation and fractional-N frequency division technique to perform indirect digital frequency synthesis based on the use of a phase-locked loop (PLL). The use of Δ–Σ modulation concepts results in a beneficial noise shaping of the phase noise (jitter) introduced by fractional-N division. The technique has the potential to provide low phase noise, fast settling time, and reduced impact of spurious frequencies when compared with existing fractional-N PLL techniques.

I. INTRODUCTION

Use of a phase-locked loop (PLL) with arbitrary frequency division (±N) is a well-known method for synthesizing desired frequencies [1]. The underlying interest in this paper is to establish a technique for monolithic frequency synthesizers which maximizes the frequency achievable in a given technology. A goal, for instance, would be to synthesize frequencies required for mobile radio applications in the 1- to 2-GHz frequency range using a short-channel BiCMOS technology with minimal or no external components.

Fractional-N indirect digital frequency synthesis, i.e., using a PLL, is particularly well suited to integrated circuit applications. The technique allows very narrow channel spacing relative to the output frequency, large bandwidth in the PLL relative to the channel spacing, and high output frequency relative to the processing technology used in the IC. Consequently, the availability of a low-noise, low-spurious-frequency form of fractional-N division can, in our view, have a significant impact on the performance of low-cost frequency synthesizers for use in consumer products.

This paper describes a new method of implementing the fractional-N function (±N) in the feedback loop of the PLL, where N is a rational number rather than an integer. By using fractional-N division, the wider loop bandwidth for a given channel spacing allows faster settling time [1] and reduced phase noise requirements to be imposed on the voltage-controlled oscillator (VCO) [2]. With reduced phase noise requirements, lower cost, possibly on chip, VCO’s might be used. The faster settling time, resulting from broader loop bandwidth of a PLL-based fractional-N frequency synthesis, has the potential to eliminate additional hardware typically included in a PLL to provide fast settling. Thus, a high-performance fractional-N frequency synthesizer technique could lead to a complete high-performance synthesizer on a chip.

Typically, single-loop indirect digital frequency synthesis is accomplished as indicated in Fig. 1. The term indirect is used to signify a closed-loop context. This should be compared to direct synthesis where it is required to have a clock frequency and accumulator operating at higher than the synthesized frequency in the case of direct digital synthesis [3], or analog mixers and filters in the case of direct analog synthesis [3] or multiple-loop synthesis.

With indirect digital synthesis, the upper limit of the synthesized frequency depends mainly on the design of the voltage- or current-controlled oscillator (VCO or CCO) and the initial stage of the ±N function. This in turn depends on the frequency capability of the fabrication technology used. Two examples are 200 MHz in a 2-μm CMOS process [4] or 1 GHz in a silicon bipolar process [5]. The reference frequency and the divided down VCO frequency, being much lower, do not present significant implementation problems.

A brief overview of indirect digital synthesizers is presented here to allow comparison with the new technique. As indicated in Fig. 1, the action of the PLL drives frequency f_d to be equal to the input reference frequency f_i, and the output frequency is then fixed by f_o = N f_i. Since frequency f_i is fixed, the desired synthesized output frequency f_o is controlled by N. Other symbols introduced in Fig. 1 follow those used in [1].

Three techniques to implement the ±N function indicated in Fig. 1 have been identified in the literature [3] namely: pulse swallowing, phase interpolation, and Wheatley random jittering. Each of these techniques has advantages and disadvantages as summarized in Table I. The new technique,
TABLE I
EXISTING TECHNIQUES COMPARED TO NEW TECHNIQUE

<table>
<thead>
<tr>
<th>Technique</th>
<th>Pulse Swallowing</th>
<th>Phase Interpolation</th>
<th>White Noise Jittering</th>
<th>k-N Modulated Jittering</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prone to Spurious Frequencies</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Precision Analog Components</td>
<td>None</td>
<td>B/A Converter or Delay Generator</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>Minimum Complexity of Digital Hardware</td>
<td>1 accumulator</td>
<td>1 accumulator</td>
<td>1 accumulator + random number generator</td>
<td>2 accumulators</td>
</tr>
<tr>
<td>Introduces Broad Band Noise in f_d</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

Fig. 2. Detailed view of the pulse swallowing approach to the ÷N function in Fig. 1.

We will discuss pulse swallowing in some detail to provide the terminology needed. Fig. 2 shows some detail of the pulse swallowing approach to performing the ÷N function shown in Fig. 1. The point of view presented in this paper is the association of the accumulator in Fig. 2 with a first-order Δ-Σ modulator, also known as a Σ-Δ modulator [6], as shown in Fig. 3(a). The background drawn on in this paper is Δ-Σ modulation as used in the realization of oversampled A/D converters (OSAD’s) [6]. In the context of the OSAD application, a body of experience has been developed about the use of the noise-shaping properties of Δ-Σ modulators to obtain a high dynamic range for narrow-band signals. The parallels we will now discuss allow carryover of that knowledge to frequency synthesis.

The premise of the pulse swallowing approach is that by dividing by n sometimes and n+1 at other times, one can, on average, divide by a fractional N such that n/N < n+1, where n and n+1 are the two moduli by which the dual-modulus divider divides. The k-bit accumulator shown in Fig. 2 has its value R modified periodically by the addition of a control word K to the value R stored in the accumulator. The condition of overflow in the accumulator is used to shift the division to n+1, effectively swallowing a pulse and dynamically increasing the division ratio. Hence, the average ÷N ratio is controlled by K. It can be seen that, for a k-bit accumulator, the accumulator will produce an overflow on average every K/2^k cycles of the f_d clock. The average division ratio of the dual-modulus divider following the carry output (bit stream) generated in Fig. 2 is then

\[ N = n + \frac{K}{2^k}. \]  

The detailed operation of the accumulator is now explained to show its similarity to the block diagram of the analog first-order Δ-Σ modulator as shown in Fig. 3(a). On every cycle of the f_d signal, the variable R in the accumulator is assigned the value R + K unless the accumulator overflows, when the value assigned to the accumulator is R + K - 2^k and a carry output is generated. In this way, the accumulator overflow is equivalent to a comparator decision. The value stored in the accumulator is then essentially the integral of the frequency error between the desired frequency K and the actual frequency control input (the carry output bit stream). This is exploited by the digiphase principle [3] where the integral of the frequency error is used as a measure of the phase error.

This leads us to consider an all-digital Δ-Σ modulator, shown in Fig. 3(b), which performs a very similar function. The block diagram of the digital Δ-Σ modulator differs from the accumulator in several ways.

1) The accumulator gives its carry output result instantaneously, but is controlled by the clock to perform an operation once every cycle, whereas the Δ-Σ modulator requires at least one unit delay (D) around the loop.

2) In the case of the accumulator of Fig. 2, the two values limiting the range of the input signal are defined by the accumulator size, i.e., between 0 and 2^k. In the case of the digital Δ-Σ modulator of Fig. 3(b), the input signal range is limited to ±M.

3) The accumulator produces a stream of 1's and 0's whereas the Δ-Σ modulator is traditionally interpreted to produce a stream of +1's and -1's consistent with the ±M input range. This means that the Δ-Σ modulator is centered around 0 whereas the accumulator is centered around 2^k - 1.

Despite these differences, the single integration and the quantization implied in the carry output of the accumulator
suggest that the dynamics of the two circuits should be substantially similar. With a single-bit output, the quantization noise is unavoidably large. However, both circuits use a noise-shaping action to push the resulting quantization noise away from dc and away from all multiples of the clock frequency. Consequently, we use the term Δ-Σ modulator to signify either an analog OSAD or an equivalent digital modulator which provides an input to the dual-modulus divider in Fig. 2.

The general technique will now be explained followed by two examples with experimental results. The novelty of the new technique to be described here lies in the use of a class of Δ-Σ modulators that are more complicated than the first-order Δ-Σ modulator identified in Fig. 3. The higher order Δ-Σ modulators to be used have more desirable characteristics embodied in a different spectral content of the bit stream than occurs in the pulse swallowing or the Wheatley random jittering case.

III. HIGHER ORDER Δ-Σ MODULATION FOR FRACTIONAL-N DIVISION

A. The Concept

Our view of the accumulator in Fig. 2 as a Δ-Σ modulator allows one to apply knowledge of higher order OSAD's to frequency synthesis. Each integrator stage of an OSAD introduces a zero at the origin, thus noise shaping the quantization noise in the frequency domain. For the first-order Δ-Σ modulation implied in the pulse swallowing circuit of Fig. 2, the integration applied when converting from frequency to phase removes the zero from the noise-shaping function. The first-order Δ-Σ modulation also fails to randomize the quantization error [7], [8] and consequently spurious frequency components become a problem. However, a second or higher order of integration can be used to reduce the practical impact of this periodicity as demonstrated by numerous Δ-Σ modulator structures used as OSAD's, for example [9], [10].

This paper investigates the hypothesis that spurious output frequencies in fractional-N frequency synthesis can similarly be reduced by such higher order noise-shaping techniques.

The new approach has the following features:
1. Two or more integrations of the error introduced by a quantizing nonlinearity are used to produce randomized or pseudorandomized behavior in the output bit stream.
2. The error resulting from the quantization nonlinearity is filtered by the Δ-Σ modulator to remove frequency components near dc and near all multiples of \( f_d \), the Δ-Σ modulator clock.

The nonlinearity does not necessarily have to result from use of the accumulator overflow event. It could, for example, also result from the sign bit of two's complement number or some other multiple-bit (less coarse) quantization of the value \( R \) stored in one of the accumulators. That is, suitable Δ-Σ modulator structures are not limited to only those that produce a single-bit quantized output. Thus, the dual-modulus divider of Fig. 2 is a special case and, in general, multimodulus dividers are possible.

![Diagram](image)

Fig. 4. The PLL of Fig. 1 in terms of phase showing the phase noise introduced by the Δ-Σ modulated dual-modulus divider.

B. Analytical Expressions for the Effect of Noise Shaping

In this section, a model for the phase noise in the output of the dual-modulus divider, \( f_d \), is developed. A discussion of the effects of quantization noise on the overall output, \( f_o \), follows. The goal is to model the dual-modulus divider as an ideal \( \pm N \) with an additive phase noise, \( \Phi_q \), at its output. This will allow presenting the PLL of Fig. 1 at the level of phase, including \( \Phi_q \), as shown in Fig. 4. Our first step is to evaluate the phase noise in \( f_d \) assuming an ideal VCO at a fixed frequency.

The instantaneous frequency of \( f_d, f_d(t) \), is determined by the VCO frequency, \( f_o \), and the instantaneous division rate. The instantaneous division rate in the case of the Δ-Σ modulated dual-modulus divider is given by \( n + b(t) \), where \( b(t) \) is the bit stream alternating between 0 and 1; thus

\[
f_d(t) = \frac{f_o}{n + b(t)}. \tag{2}
\]

The bit stream can then be broken up into the desired dc value, \( K/M \), and an additive quantization noise [6], [9]. In the time domain this quantization noise is labeled \( q(t) \), giving

\[
f_d = \frac{f_o}{n + \frac{K}{M} + q(t)}. \tag{3}
\]

Since the nominal frequency is \( f_d = f_o/(n + K/M) = f_o/N \), the normalized instantaneous frequency departure, \( y(t) \), [10] is then given by

\[
y(t) = \frac{1}{1 + \frac{q(t)}{N}} - 1. \tag{4}
\]

By making use of the approximation, \( 1/(1 + \varepsilon) \cong 1 - \varepsilon \) for small \( \varepsilon \), we can write

\[
y(t) \cong -\frac{q(t)}{N}. \tag{5}
\]

If the rms spectral density of the quantization noise, \( q(t) \), is labeled \( Q(f) \), then the power spectral density of the normalized frequency deviations will be given by

\[
S_y(f) = \frac{|Q(f)|^2}{N^2}. \tag{6}
\]
Then the power spectral density of the phase noise is given by [10]

\[ S_\Phi(f) = \frac{f_0^2}{f_0^2} S_\theta(f) = \left[ \frac{f_0 Q(f)}{f N} \right]^2. \tag{7} \]

Fig. 4 shows this noise as \( \Phi_\theta \) referred to the input phase \( \theta_\text{in} \).

For active inputs, the noise-shaping function \( Q(f) \) for a first-order (single accumulator) \( \Delta - \Sigma \) modulator is conveniently approximated by [6]

\[ Q(f) = \sigma \sqrt{\frac{2}{3f_0}} \sin 2\pi \frac{f}{f_0}, \tag{8} \]

or in the case of a second-order (two accumulators) \( \Delta - \Sigma \) modulator by [9]

\[ Q(f) = \sigma \sqrt{\frac{2}{3f_0}} \left[ 1 - \cos 2\pi \frac{f}{f_0} \right]. \tag{9} \]

In (8) and (9), \( \sigma \) denotes the quantization interval, which for an \( n/n + 1 \) divider is given by \( \sigma = 1 \) cycle (2\pi radians). It should be noted that these approximations assume a white quantization noise and a unity-gain quantizer coefficient. The validity of these assumptions is discussed later under experimental results.

This noise-shaping action is known to break down in the case of the first-order \( \Delta - \Sigma \) modulator with dc inputs [3], [9]. However, for second- and higher order analog \( \Delta - \Sigma \) modulators, the noise-shaping action has been claimed to remain intact for dc inputs as well [9].

Since the phase detector mixes the phase error in \( f_0 \) down to dc, quantization noise at \( f_0 \) would also mix down to dc. However, the noise shaping introduced here suppresses both low-frequency quantization noise and quantization noise at \( f_0 \). Consequently, both these sources of noise that could occur within the loop bandwidth are suppressed by noise shaping, while the low-pass filtering of the forward path of the loop can remove higher frequency components of the quantization noise.

In summary, the direct advantage of the new approach is the reduction of spurious frequency components in the synthesized output frequency when compared to single accumulator fractional-N frequency synthesis. However, since these spurious frequencies are presently a limiting factor [3], which can prevent practical use of fractional-N indirect digital synthesis, the full advantages of fractional-N division can be realized without the added cost of the D/A converter used in the phase interpolation technique or the increased random phase noise of the Wheatley random jittering technique.

**IV. Example \( \Delta - \Sigma \) Modulators with Experimental Results**

**A. A Second-Order All-Digital Digital \( \Delta - \Sigma \) Modulator**

A second-order \( \Delta - \Sigma \) modulator intended for all-digital implementation is shown in Fig. 5. This is a simplification of a structure proposed by Lee and Sodini [11]. Others can be found in [12] and [13]. The dc output of this modulator is given by \( K/M \) where \( K \) and \( M \) are parameters that can be set externally. The use of an \( M \) register allows the channel spacing to be the reference frequency divided by a selectable \( M \) rather than a fixed \( 2^k \).

The linearized transfer function for the quantization noise of this \( \Delta - \Sigma \) modulator is

\[ H(z) = \frac{(1 - z^{-1})^2}{(1 - z^{-1})^2 + (2 + z^{-1})}. \]

Consequently

\[ Q(f) = \sigma \sqrt{\frac{1}{12f_r}} |H(z)|, z = e^{2\pi f f_r}. \tag{10} \]

One corresponding schematic diagram of a minimal implementation is shown in Fig. 6. The implementation is minimized in several ways:

1. The quantization operation is just the sign bit of the second accumulator and requires no hardware.
2. The values \( K = M \) and \( K + M \) are precomputed and stored in registers to avoid repetitive calculations.

Consequently, only three adders are required rather than the four shown in Fig. 5.

To determine the amount of hardware required to implement this modulator, constraints to avoid overflow of the first accumulator have to be found empirically. Simulations have shown that suitable constraints are: \(-0.5M < K < 0.5M \) and \( M < 2^k/2.5 \), where \( k \) is the word width of the accumulators as indicated in Fig. 5. Since the channel spacing is \( f_{ref}/2M \), the width of the accumulators, \( k \), and the size of the \( K + M \) and \( K - M \) registers can readily be determined from the required channel spacing. The entire \( \Delta - \Sigma \) modulator can then be implemented with two \( k \)-bit accumulators, a \( k + 1 \)-bit adder, two \( k \)-bit registers, and a delay flip-flop. From a cell library containing single-bit ripple carry adders and flip-flops, a \( \Delta - \Sigma \) modulator of this type would require about 100 cells to obtain a channel spacing of 1 kHz with a 10-MHz reference.

Note that \( M \) does not have to be an even power of 2. This allows more flexibility in the selection of channel spacing and the reference frequency. In this case \( M = 1024 \) and the reference frequency is 10.24 MHz, giving a channel spacing of 5 kHz.

This \( \Delta - \Sigma \) modulator has been tested as indicated in Fig. 7. A stored sequence of \( 2^{20} \) bits obtained from simulation of the \( \Delta - \Sigma \) modulator was used to control a 10/11 divider. The divider output was controlled to be at exactly 10.24 MHz for a signal generator input frequency slightly (10 kHz) offset from the center frequency corresponding to a division ratio of 10.5. That is, the frequency of the VCO in the equivalent closed loop was 105.01 MHz. The 10-kHz offset is an attempt to
A third-order all-digital Δ-Σ modulator

A third-order structure is shown in Fig. 9. The linearized transfer function for this modulator is

\[ H(f) = \frac{(1 - z^{-1})^3}{(1 - z^{-1})^3 + (0.25 + (1 - z^{-1}) + 2(1 - z^{-1}))}. \]  

(11)

The theoretical and measured power spectral density of \( f_d \) for the third-order all-digital implementation is shown in Fig. 10. It is also very close to the approximate analytical expression for the quantization noise.

This higher order implementation requires about 140 cells for the same channel spacing and reference frequency as the second-order modulator considered in Section IV-A. This is only a 40% increase in digital complexity.

The use of a higher order Δ-Σ modulator reduces the theoretically expected quantization noise close to the carrier. The price to be paid for this is that there is more noise further away from the carrier. Moreover, the quantization noise rises at 20 dB per decade with the second-order Δ-Σ modulator and 40 dB per decade with the third order Δ-Σ modulator. Consequently, a classical PLL with only 40 dB per decade of attenuation outside the loop bandwidth results in a white-noise floor with the third-order Δ-Σ modulator.

V. CLOSED-LOOP EXPERIMENTAL RESULTS

A closed-loop prototype has been prepared and used to evaluate the technique. The prototype uses a relatively low-quality VCO based on a varactor tuned tank circuit, an ECL 40/41 divider, an ECL phase detector, and a loop filter, all implemented with discrete components on a printed circuit board. The reference frequency is approximately 10 MHz, giving an output tuning range centered at 405 MHz.

To test the technique in a closed-loop prototype, a third-order all-digital Δ-Σ modulator as shown in Fig. 9 is simulated for \( 2^{20} \) cycles, with the resulting bit stream stored in RAM. This bit stream is then clocked out of the RAM in real time by the divided down VCO clock. The input resolution of the simulated Δ-Σ modulator is chosen as one part in 2048, giving a channel spacing of approximately 5 kHz. Consequently 405.005 MHz, one channel spacing above the center frequency, is chosen as a test frequency.

With a loop bandwidth of 30 kHz, the loop performance is primarily limited by the phase noise of the VCO, as would be expected in a monolithic PLL. The phase noise of the synthesizer is indicated in Fig. 11, where the lower (dotted) trace is the measured single sideband power spectrum of the loop (offset from the synthesized frequency) with a fixed divide by 40 and the upper (solid) trace is the measured spectrum with the Δ-Σ modulation included. The Δ-Σ quantization noise is attenuated above 30 kHz by the PLL and an extra pole introduced at 200 kHz at the VCO input, while it is negligible below 30 kHz due to the Δ-Σ noise shaping.

Also shown in Fig. 11 at higher frequency offsets are some discrete spurious frequency components in the phase noise...
spectrum. These are primarily due to: 1) feedthrough, in the experimental apparatus, of the reference frequency and its harmonics at 10 MHz and multiples away from the synthesized frequency; and 2) residual spurs not completely randomized by the Δ−Σ modulator such as the 5-MHz spur shown in Fig. 10. These spurs are relatively low and sufficiently far from the synthesized frequency that they need have no adverse effect in a local oscillator application for a radio receiver. However, they could be reduced further by improved circuit design in the case of 1) and higher order modulation in the case of 2). The improvement of Δ−Σ modulator architectures is a matter for further study and research.

VI. CONCLUSIONS

The use of single-loop indirect digital synthesis to synthesize closely spaced frequencies near the limit of a given technology requires the use of precision analog components or the acceptance of some compromise in the Δ−Σ function using established approaches. In the pulse swallowing approach spurious frequencies arise, while Wheatley random jittering produces increased random phase noise. A new technique for monolithic implementation that avoids these difficulties has been proposed.

To develop the new technique, the pulse swallowing method has been shown to be similar to a first-order Δ−Σ modulated dual-modulus divider. By drawing on knowledge of OSAD’s,

we show that higher order Δ−Σ modulation can be used to provide bit streams with a better spectral content for fractional-N division. This is confirmed by experimental results showing that higher order modulation can whiten and then noise shape the jitter introduced by the dual-modulus divider. It is also shown that an all-digital Δ−Σ modulation can be performed without introducing substantial phase noise close to the carrier in both the open- and closed-loop context.

REFERENCES

RILEY et al.: DELTA-SIGMA MODULATION IN FRACTIONAL-N FREQUENCY SYNTHESIS

1988, pp. 419-428.

Tom A. D. Riley (S’81-M’82-S’87-M’88) received the B.Eng. degree in electrical engineering from the University of Western Ontario in 1982.

From then until 1986, he worked at Phillips Cables Ltd. in Brockville, Ont., Canada. His M.Eng. research was performed at Carleton University and Mitel Semiconductor in the area of nonlinear modeling, and scaling of 2-3 modulator architectures for ISDN applications. In 1988 he joined the VLSI in Communications Group at Carleton University, Ottawa, Ont., as a full-time research engineer. He is currently pursuing a Ph.D. degree in electronics on a part-time basis. His research interests include mixed RF, analog and digital VLSI circuit design, and digital radio communications.

Miles A. Copeland (M’65-SM’85-F’89) received the B.Sc. degree in electrical engineering degree from the University of Manitoba, Canada, in 1957, and the M.A.Sc. degree in electrical engineering and the Ph.D. degree from the University of Toronto, Canada, in 1962 and 1965, respectively.

He is a Professor in the Department of Electronics, Carleton University, Ottawa, Canada, and a consultant with Northern Telecom Electronics. He is active in teaching and graduate supervision. He is presently the Principal Investigator at Carleton University of the VLSI in Communications Group. This group is part of a larger research thrust within the Telecommunications Research Institute of Ontario (TRIO), a provincially funded university-based research organization. As well, some of his research is supported through cooperative graduate student thesis projects with industry.

Tad A. Kwasniewski (M’86) was born in Szczecin, Poland, on December 23, 1951. He received the M.Eng. degree in electrical engineering from the Technical University of Warsaw, Warsaw, Poland, in 1974, and the Ph.D. degree in electrical engineering from the Institute of Nuclear Research, Warsaw, Poland, in 1980.

From 1974 to 1981 he was with the Institute of Nuclear Research’s Industrial Nuclear Electronics Group as Research Engineer and then as Assistant Professor. In 1982 he was employed by Voest-Alpine in Linz, Austria, in the industrial electronics exploratory group. In 1983 he joined Lakehead University in Thunder Bay, Ont., Canada. Since 1985 he has been with the Department of Electronics, Carleton University, Ottawa, Ont., Canada where he is currently an Associate Professor. He has consulted for various organizations in Canada and the United States. His research interests include VLSI architectures and circuits for communications, mixed analog and digital circuits, hardware for verification of integrated circuits at the behavioral and transistor levels, and biomedical engineering. Jointly with his co-researchers, Dr. Kwasniewski is a recipient of the 1991 Telecommunications Research Institute of Ontario Feedback Award and 1992 Canadian Standard Design Association Integrated Circuit Design Award for work on multiprocessor rapid IC prototyping and innovative CMOS dual-modulus divider design, respectively.