# Microprocessor Systems 

### 97.461

Maitham Shams

## Course Slide Presentations

Department of Electronics
Carleton University

## History of Computation

- Mechanical Age: B.C. to 1800 s
- 500 B.C. Babylonians invented abacus, first mechanical calculator
- 1642 Blaise Pascal invented calculator using wheels and gears
- 1823 Charles Babbage created Analytical Engine capable of storing data using punch cards
- Electrical Age: 1800s to 1970s
- Triggered by advent of electric motor (conceived by Faraday)
- Motor driven adding machines based on Pascal's idea
- 1896 Hollerith formed Tabulating Machine Company (Today's IBM)
- 1946 ENIAC (Electronics Numerical Integrator and Calculator First general purpose programmable electronic machine Used 17000 vacuum tubes, 500 miles of wires, weighed 30 tons. Performed 100K operations/second, programmed by rewiring)
- Integrated Circuits Age: 1960s to present
- Triggered by development of transistor at Bell Labs, 1948
- 1958 IC technology invented by Jack Kibly of Texas Instruments
- 1971 World's first microprocessor, Intel 4004, 4-bit bus 4K 4-bit(nibble) memory, 50 KIPs, 2300 transistors, $10 \mu \mathrm{~m}$ technology
- 1972 first 8-bit $\mu$ P, Intel 8008, 16K bytes, 50 KIPs
- 1973 Intel 808, 64K bytes, 500 KIPS, 6000 transistors, $6 \mu \mathrm{~m}$ followed by other 8-bit $\mu$ Ps Ike Motorola MC6800 (1974) and Z-8
- 1978 Intel 8086,16 -bit $\mu \mathrm{P}, 1 \mathrm{M}$ bytes, 2.5 MIPs

Used 4-bytes instruction cache to speed up execution time
Base for $80286 \mu$ P, also 16-bit with 16 M bytes

- 1986 Intel 80386, 32-bit $\mu$ P, 32-bit data and address busses
4G bytes, 16 to $33 \mathrm{MHz}, 275000$ transistors, $1 \mu \mathrm{~m}$
- 1989 Intel 80486, like 80386 with numeric coprocessor. 4 G bytes +8 Kb cache, 25 to $50 \mathrm{MHz}, 1.2 \mathrm{M}$ transistors, 1 and $0.8 \mu \mathrm{~m}$
- Advancement continues with Intel, AMD, Motorola, and other $\mu \mathrm{Ps}$


## Reasons Behind $\mu \mathrm{P}$ Technology

- Speed
- Graphics, Numerical Analysis, CAD, and Signal Processing applications
- Convenience
- Large memory, smaller size, and lower weight
- Power Dissipation
- Portable computers and wireless services
- Reliability
- Noise tolerance in adverse environments and temperatures
- Cost
- Get more done for the money


## $\mu \mathrm{P}$ BASED Computer Systems



## Memory

- Transient Program Area (TPA) 640Kb
- System Area

384 Kb

- Extended Memory System (XMS) over 4MB

- Transient Program Area (TPA)

- Programs that control computer system (Operating Systems)
- Also contains data, drivers, and application programs
- Consists of RAM, ROM, EEPROM, and Flash Memory
- DOS controls memory organization and some I/O devices
- Interrupt Vectors contain addresses of interrupt service procedures
- BIOS (Basic I/O system) area controls I/O devices
- IO program allows use of keyboard, video display, printer, etc.
- Command program controls operation of computer through keyboard
- System Area

| FFFFF | MSDOS Program |
| :---: | :---: |
| E0000 | BASIC language ROM (earlier PCs) |
|  | Free Area |
| C8000 | Hard disk controller ROM LAN controller ROM |
| C0000 | Video BIOS ROM |
| B0000 | Video RAM (Text area) |
| A0000 | Video RAM (Graphics area) |

## - I/O Space

- Addresses I/O ports
- Up to 64K 8-bit devices

| 03F8 | COM1 |
| :---: | :---: |
| 03F0 | Floppy Disk Controller |
| 03D0 | CGA Adapter |
| 0378 | LPT1 |
| 0320 | Hard disk Controller |
| 02F8 | COM2 |
| 0060 | 8255 (PIA) |
| 0040 | Timer (8253) |
| 0020 | Interrupt controller |
| 0000 | DMA Controller |

## Microprocessor

- Data transfer between itself and memory or I/O system
- Using data, address, and control buses
- Simple arithmetic and logic operations
- Add, Sub, Mul, Div, AND, OR, NOT, NEG, Shift, Rotate
- Data width: byte (8-bit), word (16-bit), and double word (32-bit)
- Program flow via simple decisions
- Zero, Sign, Carry, Parity, Overflow
- Why is it so important?


## Computer System Block Diagram



- Bus is a common group of wires for interconnection
- Address Bus: 16-bit for I/O and 20 to 36-bit for memory
- Data Bus: 8 to 64 -bit, the wider the bus, the more data can be transferred
- Control Bs: contains lines that selects the memory or I/O to perform a read or write operation
- Four main control lines
- MRDC' (memory read control)
- MWTC' (memory write control)
- IORC' (I/O read control)
- IOWC' (I/O write control)


## Intel Microprocessor Architecture

- Operation Modes
- Real: uses $1^{\text {st }} \mathrm{M}$ byte of memory in all versions
- Protected: uses all parts of memory in 80286 and above
- Register Types
- Program Visible: used during application programs
- Program Invisible: not directly addressable, but used by system
- Program Visible Registers
- 4 Data Registers, 4 Pointer/Index Registers, 4-6 Segment Registers, Instruction Pointer, and Flags
- Compatibility is a successful strategy
- Register A may be used as 8-bit (AH and AL), 16-bit (AX), and 32-bit (EAX) fir the later Pentium processors
- e.g. ADD AL, AH; ADD DX, CX; ADD ECX, EBX
- Instructions only affect the intended part of a register
- Later $\mu \mathrm{P}$ versions support earlier version codes
- Some registers are Multipurpose, some are Special Purpose
- Segment Registers generate memory addresses



## Real Mode Memory Addressing

- Location $=$ Segment + Offset
- Segment address located in a segment register; always appended with OH
- Segments always have length of 64 Kb
- Offset or displacement selects location within 64 Kb of segment
- e.g. 1000:2000 gives location 12000H
- Default Segment and Address Registers
- e.g. code segment and instruction pointer CS:IP and stack segment and stack pointer SS:SP




## Protected Mode Memory Addressing

- Accessed via segment and offset address, but
- Segment register contains a selector
- Selector selects a descriptor from descriptor table
- Descriptor: memory segment location, length, and access right
- Two types of descriptor tables
- Global/system descriptors used for all programs
- Local/application descriptors used for applications
- Each descriptor is 8 bytes
- 16-bit segment register contains 3 parts
- Left most 13 bits address a descriptor
- TI bit access global (0) or local descriptor (1) table
- Right most 2 bits select priority for memory segment access
- How many global and local descriptors in a table?
- How large is a global and a local descriptor table?
- How many memory segments are allowed?


## Segment Register



RPL = Requested privilege level where
00 is the highest and 11 is the lowest
$\mathrm{TI}=0$ Global descriptor table
$\mathrm{TI}=1$ Local descriptor table
Selects one descriptor from 8192 descriptors in either the global or the local descriptor table

Global descriptor table


Memory system


## Descriptor Formats

| 80286 descriptor |  |  |
| :---: | :---: | :---: |
| 7 | 00000000 | 00000000 |
| 5 | Access rights | Base (B23-B16) |
| 3 | Base (B15-B0) |  |
| 1 | Limit (L15-L0) |  |

80386/80486/Pentium/Pentium Pro/Pentium II descriptor

| 7 | Base (B31-B24) | D | $\bigcirc \mathrm{A}$ | $\begin{array}{\|c\|} \hline \text { Limit } \\ \text { (L19-L16) } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: |
| 5 | Access rights | Base (B23-B16) |  |  |
|  | Base (B15-B0) |  |  |  |
|  | Limit (L15-L0) |  |  |  |

## Access Right Byte



Note: Some of the letters used to describe the bits in the access rights bytes vary in Intel documentation.

## Program-Invisible Registers

- Each segment register contains a program-invisible portion
- This register is re-loaded when segment register change
- Contains base-address, limit, and access information
- These registers also called descriptor cache
- Other program-invisible registers
- GDTR (global descriptor table register) contain base address and limit for descriptor table
- Location of local descriptor table is selected from global descriptor table using the selector held in LDTR (local descriptor table register)


Notes:

1. The 80286 does not contain FS and GS nor the program-invisible portions of these registers.
2. The 80286 contains a base address that is 24 -bits and a limit that is 16 -bits.
3. The $80386 / 80486 /$ Pentium/Pentium Pro contain a base address that is 32 -bits and a limit that is 20 -bits.
4. The access rights are 8 -bits in the 80286 and 12 -bits in the $80386 / 80486 /$ Pentium.

## Memory Paging

- Memory paging changes a linear address to physical
- Linear address is produced by software
- Page directory base is held in a control register (CR3)
- Linear address is broken into 3 sections: directory, page table, offset
- Page directory contains 1024 entries of 4 bytes each which addresses a page table that contains 1024 entries of 4 bytes each
- Each memory page is 4 K bytes
- TLB (table look aside buffer) is a cache which contains the 32 most recent page translation addresses



## Addressing Modes

## Data Addressing Modes

- Intel family supports 8 data addressing modes
- Modes differ in the location of data and address calculations
- All modes involve physical address generation
- Consider MOV opcode as example: MOV AX, BX
- Opcode or operation code tells $\mu \mathrm{P}$ which operation to perform
- Source operand is to the right
- Destination operand is to the left
- Register Addressing: MOV CX, DX
- Copy content of source register to destination register
- Source and destination must be of the same size
- Immediate Addressing: MOV AL, 22H
- Transfer the immediate data into destination register
- This is called constant data, but data transferred from a register is a variable data
- Direct Addressing: MOV CX, LIST
- Move a byte or word between a memory location and a register
- Memory address, instead of data, appears in the instruction
- Register Indirect Addressing: MOV AX, [BX]
- Transfer data between a register and a memory location addressed by a register
- Sometimes need using special assembler directives BYTE PTR, WORD PTR, DWORD PTR, when size is not clear
- FOR example MOV DWORD PTR [DI], 10H instead of MOV [DI], 10H
- Base-plus-index Addressing: MOV [BX+DX], CL
- Transfer data between a register and a memory location addressed by a base register and an index register
- Register Relative Addressing: MOV AX, [BX+4]
- Move data between a register and a memory location addressed specified by a register plus a displacement
- Base relative-plus-index Addressing:

MOV AX, ARRAY[BX+DI]

- Transfer data between a register and a memory location specified by a base and index register plus a displacement
- Another example is MOV AX, [BX+DI+4]
- Scaled-index Addressing: MOV EDX, [EAX+4*EBX]
- Address in the second register is modified by a scale factor
- Scale factor are 2,4 , or 8 , word, double-word, and quad-word access, respectively
- Only available in 80386 through $\mu \mathrm{P}$
- Other examples: MOV AL, [EBX+ECX] and MOV AL, [2*EBX]

| Type | Instruction | Source | Address Generation | Destination |
| :---: | :---: | :---: | :---: | :---: |
| Register | MOV AX,BX | Register BX |  | Register AX |
| Immediate | MOV CH, 3 AH | $\begin{aligned} & \text { Data } \\ & \text { 3AH } \\ & \hline \end{aligned}$ |  | Register CH |
| Direct | MOV [1234H],AX | Register AX | $\left.\rightarrow \begin{aligned} & \text { DS } \times 10 \mathrm{H}+\mathrm{DISP} \\ & 10000 \mathrm{H}+1234 \mathrm{H} \end{aligned} \longrightarrow \right\rvert\,$ | Memory address 11234 H |
| Register indirect | MOV [BX],CL | $\begin{gathered} \text { Register } \\ \mathrm{CL} \end{gathered}$ | $\longrightarrow \underset{~}{\text { DS } \times 10 \mathrm{H}+\mathrm{BX}} \longrightarrow$ | Memory address 10300 H |
| Base-plus-index | MOV [BX+SI],BP | $\begin{aligned} & \text { Register } \\ & \text { SP } \end{aligned}$ | $\rightarrow \begin{gathered} \mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+\mathrm{SI} \\ 10000 \mathrm{H}+0300 \mathrm{H}+0200 \mathrm{H} \end{gathered} \longrightarrow$ | Memory address 10500 H |
| Register relative | MOV CL.,[BX+4] | Memory address 10304 H | $\longrightarrow \xrightarrow{\mathrm{DS} \times 10 \mathrm{H}+\mathrm{BX}+4} \mathbf{1 0 0 0 0 \mathrm { H } + 0 3 0 0 \mathrm { H } + 4} \longrightarrow \longrightarrow$ | Register CL |
| Base relative-plus-index | MOV ARRAY[BX+SI],DX | $\begin{aligned} & \text { Register } \\ & \text { DX } \end{aligned}$ | $\rightarrow \begin{gathered} \text { DS } \times 10 \mathrm{H}+\text { ARRAY }+\mathrm{BX}+\mathrm{SI} \\ 10000 \mathrm{H}+1000 \mathrm{H}+0300 \mathrm{H}+0200 \mathrm{H} \end{gathered} \longrightarrow$ | Memory address <br> 11500 H |
| Scaled index | MOV [EBX $+2 \times \mathrm{ESI}], \mathrm{AX}$ | Register AX | $\begin{gathered} \mathrm{DS} \times 10 \mathrm{H}+\mathrm{EBX}+2 \times \mathrm{ESI} \\ \\ \\ 10000 \mathrm{H}+00000300 \mathrm{H}+00000400 \mathrm{H} \end{gathered} \longrightarrow$ | Memory address 10700H |

[^0]
## Program Memory-Addressing Modes

- Three forms, used with JMP and CALL instructions
- Direct Program Memory Addressing: LMP Label
- Like GOTO or GOSUB in BASIC language
- Allows going to any location in memory for next instruction
- Relative Program Memory Addressing: JMP [2]
- Jump relative to instruction pointer (IP)
- Indirect Program Memory Addressing: JMP AX
- Jump to current code segment location addressed by content of AX
- Other examples: JMP [DI+2[] and JMP [BX]


## Stack Memory-Addressing Modes

- Stack is a LIFO (last-in, first-out memory)
- Data are place by PUSH and removed by POP
- Stack memory is maintained by stack segment register (ss) and stack pointer (sp)
- When a word is pushed, high 8 bits are stored at SP-1 low 8 bits are stored at SP-2, the SP is decremented by 2
- When a word is poped, low 8 bits are removed from location addressed by SP, high 8 bits are removed from location addressed by $\mathrm{SP}+1$, then SP is incremented by 2



## Instruction Encoding

- Assembler translates assembly code into machine language
- Machine language is the native binary code $\mu \mathrm{P}$ understands

16-bit instruction mode


- Override Prefixes
- First two bytes in 32-bit instructions:

Address size-prefix (67H) and Register size-prefix (66H)

- They toggle size of register and operand address from 16-bit to 32-bit or vice versa

- First byte of instruction: opcode
- First 6 bits of instruction are the binary opcode
- Direction bit (D) determines the direction of data flow
- Width bit (W) determines data size: 0 for byte, 1 for word and double word
- Second byte of instruction: MOD-REG-R/M

- MOD specifies addressing mode for instruction and whether displacement is present
- If MOD=11, then register addressing mode, else memory addressing mod
- In register addressing mode, $R / M$ specifies a register
- In memory addressing mode, $R / M$ selects a mode from table
- If $D=1$, data flow to REG from $R / M$, if $D=0$ data flow to R/M from REG

TABLE 4-1 MOD field for the 16-bit instruction mode.

TABLE 4-2 MOD field for the 32-bit instruction mode (80386-Pentium II only).

| $M O D$ | Function |
| :--- | :--- |
| 00 | No displacement |
| 01 | 8-bit sign-extended displacement |
| 10 | 32-bit displacement |
| 11 | R/M is a register |

TABLE 4-3 REG and
$R / M$ (when $M O D=11$ )
assignments.

| Code | $W=0$ (Byte) | $W=1$ (Word) | $W=1$ (Doubleword) |
| :---: | :---: | :---: | :---: |
| 000 | AL | AX | EAX |
| 001 | CL | CX | ECX |
| 010 | DL | DX | EDX |
| 011 | BL | BX | EBX |
| 100 | AH | SP | ESP |
| 101 | CH | BP | EBP |
| 110 | DH | SI | ESI |
| 111 | BH | DI | EDI |

TABLE 4-4 16-bit R/M memory-addressing modes.

| R/M Code | Addressing Mode |
| :---: | :---: |
| 000 | $\mathrm{DS}:[\mathrm{BX}+\mathrm{SI}]$ |
| 001 | $\mathrm{DS}:[\mathrm{BX}+\mathrm{DI}]$ |
| 010 | $\mathrm{SS}:[\mathrm{BP}+\mathrm{SI}]$ |
| 011 | $\mathrm{SS}:[\mathrm{BP}+\mathrm{DI}]$ |
| 100 | $\mathrm{DS}:[\mathrm{SI}]$ |
| 101 | $\mathrm{DS}:[\mathrm{DI}]$ |
| 110 | $\mathrm{SS}:[\mathrm{BP}]^{\star}$ |
| 111 | $\mathrm{DS}:[\mathrm{BX}]$ |

*Note: See text section, Special Addressing Mode.

TABLE 4-6 Segment register selection.

| Code | Segment Register |
| :---: | :---: |
| 000 | ES |
| 001 | CS* |
| 010 | SS |
| 011 | DS |
| 100 | FS |
| 101 | GS |

*Note: MOV CS,R/M(16) and
POP CS are not allowed by
the microprocessor. The FS
and GS segments are only available to the 80386-Pentium II microprocessors.

TABLE 4-5 32-bit addressing modes selected by R/M.

| R/M Code | Function |
| :--- | :--- |
| 000 | DS:[EAX] |
| 001 | DS:[ECX[ |
| 010 | DS:[EDX] |
| 011 | DS:[EBX] |
| 100 | Uses scaled-index byte $_{101}$ SS:[EBP] $^{\star}$ |
| 110 | DS:[ESI] |
| 111 | DS:[EDI] |

*Note: See text section, Special Addressing Mode.

FIGURE 4-8 The scaledindex byte.


## Examples



Opcode = MOV
$\mathrm{D}=$ Transfer to register (REG)

## W = Word

MOD $=R / M$ is a register
$R E G=B P$
$R / M=S P$
FIGURE 4-4 The 8BEC instruction placed into Byte 1 and 2 formats from Figures 4-2 and 4-3. This instruction is a MOV BP,SP.


| MOD |  | E |  | R/M |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 1 | 0 | 1 | 0 | 1 |

Opcode = MOV
$\mathrm{D}=$ Transfer to register (REG)
W= Byte
MOD = No displacement
$R E G=D L$
$\mathrm{R} / \mathrm{M}=\mathrm{DS}:[\mathrm{DI}]$
FIGURE 4-5 A MOV DL,[DI] instruction converted to its machine language form.

## Intel Family Instruction Set

- PUSH and POP for stack operations
- Load Effective Address
- LEA loads a 16- or 32-bit register with offset address
- LDS, LES, LFS, LGS, and LSS load a 16- or 32-bit register with offset address and a corresponding segment register DS, ES, FS, GS, or SS with a segment address
- String Data Transfer
- Uses destination index (DI) and source index (SI) registers
- Two modes: auto-increment ( $D=0$ ) and auto-decrement ( $\mathrm{D}=1$ )
- By default DI access data in extra segment and SI in data segment
- LODS loads AL, AX, or EAX with data addressed by SI in data segment and increments or decrements SI
- STOS stores AL, AX or EAX at the extra segment addressed by DI and increments or decrements DI
- REPS STOS repeats the instruction the number of times stored in CX, i.e. terminates when CX=0
- MOVS is the only instruction that transfers data between memory locations
- INS transfers data from I/O device into extra segment addressed by DI; I/O address is in DX register
- OUTS transfers data from data segment memory addressed by SI to an I/O device addressed by DX
- For inputting or outputting a block of data INS and OUTS are repeated
- Miscellaneous Data Transfer Instructions
- XCHG exchange contents of a register with any other register or memory location
- IN and OUT instructions perform I/O operations
- Two I/O addressing modes: fixed-port and variable port
- In fixed-port addressing the port address appears in instructions, e.g. when using ROM
- In variable-port addressing I/O address in a register
- MOVSX is move and sign extend; MOVZX is move and zero-extend
- CMOV new to Pentiums moves data only if condition is true; conditions are checked for some prior instruction results
- Segment Override Prefix
- May be added to any instruction to deviate from default segment
- Arithmetic and Logic Instructions
- ADD simply adds two numbers and sets the flags
- ADC adds also the carry flag (C)
- INC adds one to a register or memory location
- SUB subtracts two and sets the flags
- SBB subtract-with-borrow also subtracts (C) from difference
- DEC subtracts one from a register or memory location
- CMP is a subtract that only changes the flag bits; this is normally followed by a conditional jump instruction
- Multiplication can be unsigned (MUL) or signed (IMUL)
- Division can also be unsigned (DIV) or signed (IDIV)
- Basic logic instructions are AND, OR, XOR, NOT
- TEST is like CMP, but for bits zero flag $Z=1$ if bit is 0 and $\mathrm{Z}=0$ if bit is 1
- TEST performs AND operation, so TEST AL,1 tests the first bit and TEST AL,128 tests the last bit of a byte in AL
- NOT is logical inversion or one's complement
- NEG is arithmetic sign inversion or two's complement
- Shift and Rotate Instructions
- SHL and SHR are logical shift left and right that insert 0 and put one bit in the carry flag $C$
- SAL and SAR are arithmetic shift operations; SAL is similar to SHL, but SAR is different than SHR because it inserts the sign bit instead of 0
- Rotate instructions rotate data from one end to another, ROL (rotate left) and ROR (rotate right), or through the carry flag (RCL and RCR)
- String Data Comparing
- String scan instruction SCAS compares register A with memory
- Compare string instruction CMPS compares two memory locations

| Symbolic | Example | Note |
| :--- | :--- | :--- |
| PUSH reg16 | PUSH BX | 16-bit register |
| PUSH reg32 | PUSH EDX | 32-bit register |
| PUSH mem16 | PUSH WORD PTR [BX] | 16-bit pointer |
| PUSH mem32 | PUSH DWORD PTR [EBX] | 32-bit pointer |
| PUSH seg | PUSH DS | Segment register |
| PUSH imm8 | PUSH ',' | 8-bit immediate |
| PUSHW imm16 | PUSHW 1000H | 16-bit immediate |
| PUSHD imm32 | PUSHD 20 | 32-bit immediate |
| PUSHA | PUSHA | Save all 16-bit registers |
| PUSHAD | PUSHAD | Save all 32-bit registers |
| PUSHF | PUSHF | Save flags |
| PUSHFD | PUSHFD | Save EFLAGs |


| Symbolic Example | Note |  |
| :--- | :--- | :--- |
| POP reg16 | POP CX | 16-bit register |
| POP reg32 | POP EBP | 32-bit register |
| POP mem16 | POP WORD PTR[BX+1] | 16-bit pointer |
| POP mem32 | POP DATA3 | 32-bit memory address |
| POP seg | POP FS | Segment register |
| POPA | POPA | Pop all 16-bit registers |
| POPAD | POPAD | Pop all 32-bit registers |
| POPF | POPF | Pop flags |
| POPFD | POPFD | Pop EFLAGs |



FIGURE 4-12 The operation of the PUSHA instruction, showing the location and order of stack data.

TABLE 4-9 Load-effective address instructions.
Assembly Language
Operation

| LEA AX,NUMB | Loads AX with the address of NUMB |
| :--- | :--- |
| LEA EAX,NUMB | Loads EAX with the address of NUMB |
| LDS DI,LIST | Loads DS and DI with the 32-bit contents of data segment memory location LIST |
| LDS EDI,LIST | Loads DS and EDI with the 48-bit contents of data segment memory location LIST |
| LES BX,CAT | Loads ES and BX with the 32-bit contents of data segment memory location CAT |
| LFS DI,DATA1 | Loads FS and DI with the 32-bit contents of data segment memory location DATA1 |
| LGS SI,DATA5 | Loads GS and SI with the 32-bit contents of data segment memory location DATA5 |
| LSS SP,MEM | Loads SS and SP with the 32-bit contents of memory location MEM |



FIGURE 4-15 The LDS BX,[DI] instruction loads register $B X$ from addresses 11000 H and 11001 H and register DS from locations 11002 H and 11003 H . This instruction is shown at the point just before DS changes to 3 COOH and BX changes to 127 AH .

TABLE 4-10 Forms of the
LODS instruction.

| Assembly Language | Operation |
| :--- | :--- |
| LODSB | $\mathrm{AL}=\mathrm{DS}:[\mathrm{SS]}] ; \mathrm{SI}=\mathrm{SI} \pm 1$ |
| LODSW | $\mathrm{AX}=\mathrm{DS}:[\mathrm{SII}] ; \mathrm{SI}=\mathrm{SI} \pm 2$ |
| LODSD | $\mathrm{EAX}=\mathrm{DS}[\mathrm{SSI}] ; \mathrm{SI}=\mathrm{SI} \pm 4$ |
| LODS LIST | $\mathrm{AL}=\mathrm{DS}:[\mathrm{SII}] \mathrm{SI}=\mathrm{SI} \pm 1$ (if LIST is a byte) |
| LODS DATA1 | $\mathrm{AX}=\mathrm{D}:[\mathrm{II}] \mathrm{SI}=\mathrm{SI} \pm 2$ (if DATA 1 is a word) |
| LODS FROG | $\mathrm{EAX}=\mathrm{DS}:[S I] ; \mathrm{SI}=\mathrm{SI} \pm 4$ (if FROG is a doubleword) |

Note: The segment can be overridden with a segment override prefix as in LODS ES:DATA4.


FIGURE 4-16 The operation of the LODSW instruction if $D S=1000 \mathrm{H}, \mathrm{D}=0,11000 \mathrm{H}=32$, and $11001 \mathrm{H}=\mathrm{A} 0$. This instruction is shown after AX is loaded from memory, but before S 1 increments by 2 .

TABLE 4-11 Forms of the
STOS instruction.

| Assembly Language | Operation |
| :---: | :---: |
| STOSB | $E S:[D I]=A L ; D I=D I \pm 1$ |
| STOSW | $E S:[D I]=A X ; D I=D I \pm 2$ |
| STOSD | ES:[DI] = EAX; $\mathrm{DI}=\mathrm{DI} \pm 4$ |
| STOS LIST | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{AL} ; \mathrm{DI}=\mathrm{DI} \pm 1$ (if list is a byte) |
| STOS DATA3 | $E S:[D I]=A X ; D I=D I \pm 2$ (if DATA3 is a word) |
| STOS DATA4 | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{EAX} ; \mathrm{DI}=\mathrm{DI} \pm 4$ (if DATA4 is a doubleword) |

TABLE 4-12 Common operand operators.

| Operator | Example | Comment |
| :---: | :---: | :---: |
| + | MOV AL, $6+3$ | Copies 9 into AL |
| - | MOV AL, 8-2 | Copies 6 into AL |
| * | MOV AL, ${ }^{*} 3$ | Copies 12 into AL |
| 1 | MOV AX, $12 / 5$ | Copies 2 into AX (remainder is lost) |
| MOD | MOV AX, 12 MOD 7 | Copies 5 into AX (quotient is lost) |
| AND | MOV AX, 12 AND 4 | Copies 4 into AX (1100 AND 0100 = 0100) |
| OR | MOV AX,12 OR 1 | Copies 13 into AX (1100 OR 0001 = 1101) |
| NOT | MOV AL,NOT 1 | Copies 254 into AL (0000 0001 NOT equals 11111110 or 254) |

TABLE 4-13 Forms of the MOVS instruction.

| Assembly Language | Operation |
| :---: | :---: |
| MOVSB | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{DI}=\mathrm{DI} \pm 1 ; \mathrm{SI}=\mathrm{SI} \pm 1$ (byte transferred) |
| MOVSW | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{DS}:[\mathrm{SII} ; \mathrm{DI}=\mathrm{DI} \pm 2 ; \mathrm{SI}=\mathrm{SI} \pm 2$ (word transferred) |
| MOVSD | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{DI}=\mathrm{DI} \pm 4 ; \mathrm{SI}=\mathrm{SI} \pm 4$ (doubleword transferred) |
| MOVS BYTE1,BYTE2 | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{DI}=\mathrm{DI} \pm 1 ; \mathrm{SI}=\mathrm{SI} \pm 1$ (if BYTE 1 and BYTE 2 are bytes) |
| MOVS WORD1,WORD2 | $\mathrm{ES}:[\mathrm{DI}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{DI}=\mathrm{DI} \pm 2, \mathrm{SI}=\mathrm{SI} \pm 2$ (if WORD1 and WORD2 are words) |
| MOVS DWORD1, DWORD2 | ES:[DI] = DS:[SI]; $\mathrm{DI}=\mathrm{DI} \pm 4 ; \mathrm{SI}=\mathrm{SI} \pm 4$ (if DWORD1 and DWORD2 are doublewords) |

TABLE 4-14 Forms of the
INS instruction. OUTS instruction.

| Assembly Language | Operation |
| :---: | :---: |
| INSB | $\mathrm{ES}:[\mathrm{DI}]=[\mathrm{DX}] ; \mathrm{DI}=\mathrm{DI} \pm 1$ (byte transferred) |
| INSW | ES:[DI] = [DX]; DI = DI $\pm 2$ (word transferred) |
| INSD | $\mathrm{ES}:[\mathrm{DII}]=[\mathrm{DX}] ; \mathrm{DI}=\mathrm{DI} \pm 4$ (doubleword transferred) |
| INS LIST | $E S:[D I]=[D X] ; \mathrm{DI}=\mathrm{DI} \pm 1$ (if LIST is a byte) |
| INS DATA4 | $\mathrm{ES}:[\mathrm{DI}]=[\mathrm{DX}] ; \mathrm{Dl}=\mathrm{DI} \pm 2$ (if DATA4 is a word) |
| INS DATA5 | $\mathrm{ES}:[\mathrm{DI}]=[\mathrm{DX}] ; \mathrm{DI}=\mathrm{DI} \pm 4$ (if DATA5 is a doubleword) |

Note: [DX] indicates that DX contains the I/O device address. These instructions are not available on the 8086/8088 microprocessors

| Assembly Language | Operation |
| :--- | :--- |
| OUTSB | $[\mathrm{DX}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{SI}=\mathrm{SI} \pm 1$ (byte transferred) |
| OUTSW | $[\mathrm{DX}]=\mathrm{DS}:[\mathrm{SII} ; \mathrm{SI}=\mathrm{SI} \pm 2$ (word transferred) |
| OUTSD | $[\mathrm{DX}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{SI}=\mathrm{SI} \pm 4$ (doubleword transferred) |
| OUTS DATA7 | $[\mathrm{DX}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{SI}=\mathrm{SI} \pm 1$ (if DATA7 is a byte) |
| OUTS DATA8 | $[\mathrm{DX}]=\mathrm{DS:[SI];} \mathrm{SI}=\mathrm{SI} \pm 2$ (if DATA8 is a word) |
| OUTS DATA9 | $[\mathrm{DX}]=\mathrm{DS}:[\mathrm{SI}] ; \mathrm{SI}=\mathrm{SI} \pm 4$ (if DATA9 is a doubleword) |

Note: [DX] indicates that DX contains the I/O device address. These instructions are not available on the 8086/8088 microprocessors.

TABLE 4-16 Forms of the XCHG instruction.

| Assembly Language | Operation |
| :--- | :--- |
| XCHG AL,CL | Exchanges the contents of AL with CL |
| XCHG CX,BP | Exchanges the contents of CX with BP |
| XCHG EDX,ESI | Exchanges the contents of EDX with ESI |
| XCHG AL,DATA2 | Exchanges the contents of AL with data segment memory location DATA2 |

TABLE 4-17 IN and OUT instructions.

| Assembly Language | Operation |
| :---: | :---: |
| IN AL, p8 | 8 -bits are input to AL from I/O port p8 |
| IN AX, p8 | 16 -bits are input to $A X$ from I/O port p8 |
| IN EAX, p8 | 32-bits are input to EAX from I/O port p8 |
| IN AL, DX | 8 -bits are input to AL from I/O port DX |
| IN AX,DX | 16 -bits are input to $A X$ from I/O port DX |
| IN EAX,DX | 32-bits are input to EAX from I/O port DX |
| OUT p8,AL | 8 -bits are output from AL to I/O port p8 |
| OUT p8,AX | 16-bits are output from AX to I/O port p8 |
| OUTp8,EAX | 32-bits are output from EAX to I/O port p8 |
| OUT DX,AL | 8 -bits are output from AL to I/O port DX |
| OUT DX,AX | 16-bits are output from AX to I/O port DX |
| OUT DX,EAX | 32-bits are output from EAX to I/O port DX |

Note: $\mathrm{p} 8=$ an 8 -bit I/O port number and $\mathrm{DX}=$ the 16 -bit port address held in DX.


FIGURE 4-18 The signals found in the microprocessor-based system for an OUT 19H,AX instruction.

TABLE 4-18 The MOVSX and MOVZX instructions.

| Assembly Language | Operation |
| :--- | :--- |
| MOVSX CX,BL | Sign-extends BL into CX |
| MOVSX ECX,AX | Sign-extends AX into ECX |
| MOVSX BX,DATA1 | Sign-extends the byte at DATA1 into BX |
| MOVSX EAX,[EDI] | Sign-extends the word at the data segment memory <br> location addressed by EDI into EAX |
| MOVZX DX,AL | Zero-extends AL into DX |
| MOVZX EBP,DI | Zero-extends DI into EBP <br> Zero-extends the byte at data segment memory <br> MOVZX DX,DATA2 |
| location DATA2 into DX |  |
| MOVZX EAX,DATA3 | Zero-extends the word at data segment memory |
|  | location DATA3 into EAX |

TABLE 4-19 The conditional move instructions.

| Assembly Language | Condition Tested | Operation |
| :--- | :--- | :--- |
| CMOVB | $\mathrm{C}=1$ | Move if below |
| CMOVAE | $\mathrm{C}=0$ | Move if above or equal |
| CMOVBE | $\mathrm{Z}=1$ or $\mathrm{C}=1$ | Move if below or equal |
| CMOVA | $\mathrm{Z}=0$ and $\mathrm{C}=0$ | Move if above |
| CMOVE or CMOVZ | $\mathrm{Z}=1$ | Move if equal or set if zero |
| CMOVNE or CMOVNZ | $\mathrm{Z}=0$ | Move if not equal or set if not zero |
| CMOVL | $\mathrm{S}<>\mathrm{O}$ | Move if less than |
| CMOVLE | $\mathrm{Z}=1$ or $\mathrm{S}<>\mathrm{O}$ | Move if less than or equal |
| CMOVG | $\mathrm{Z}=0$ and $\mathrm{S}=0$ | Move if greater than |
| CMOVGE | $\mathrm{S}=\mathrm{O}$ | Move if greater than or equal |
| CMOVS | $\mathrm{S}=1$ | Move if sign (negative) |
| CMOVNS | $\mathrm{S}=0$ | Move if no sign (positive) |
| CMOVC | $\mathrm{C}=1$ | Move if carry |
| CMOVNC | $\mathrm{C}=0$ | Move if no carry |
| CMOVO | $\mathrm{O}=1$ | Move if overflow |
| CMOVNO | $\mathrm{O}=0$ | Move if no overflow |
| CMOVP or CMOVPE | $\mathrm{P}=1$ | Move if parity or set if parity even |
| CMOVNP or CMOVPO | $\mathrm{P}=0$ | Move if no parity or set if parity odd |

TABLE 4-20 Instructions that include segment override prefixes.

| Assembly Language | Segment Accessed | Default Segment |
| :--- | :---: | :---: |
| MOV AX,DS:[BP] | Data | Stack |
| MOV AX,ES:[BP] | Extra | Stack |
| MOV AX,SS:[DI] | Stack | Data |
| MOV AX,CS:LIST | Code | Data |
| MOV AX,ES:[SI] | Extra | Data |
| LODS ES:DATA1 | Data | Extra |
| MOV EAX,FS:DATA2 | Data | FS |
| MOV BL,GS:[ECX] | Data | GS |

TABLE 5-1. Addition instructions

| Assembly Language | Operation |
| :---: | :---: |
| ADD AL,BL | $A L=A L+B L$ |
| ADD CX,DI | $C X=C X+D$ |
| ADD EBP,EAX | $E B P=E B P+E A X$ |
| ADD CL, 44 H | $\mathrm{CL}=\mathrm{CL}+44 \mathrm{H}$ |
| ADD BX,245FH | $B X=B X+245 \mathrm{FH}$ |
| ADD EDX, 12345H | $\mathrm{EDX}=\mathrm{EDX}+00012345 \mathrm{H}$ |
| ADD [BX],AL | AL adds to the contents of the data segment memory location addressed by $B X$ with the sum stored in the same memory location |
| ADD CL,[BP] | The byte contents of the stack segment memory location addressed by BP add to CL with the sum stored in CL |
| ADD AL,[EBX] | The byte contents of the data segment memory location addressed by EBX add to AL with the sum stored in AL |
| ADD BX,[SI + 2] | The word contents of the data segment memory location addressed by the sum of SI plus 2 add to $B X$ with the sum stored in $B X$ |
| ADD CL,TEMP | The byte contents of the data segment memory location TEMP add to CL with the sum stored in CL |
| ADD BX,TEMP[DI] | The word contents of the data segment memory location addressed by TEMP plus D add to BX with the sum stored in BX |
| ADD [ $B X+$ DI], DL | DL adds to the contents of the data segment memory location addressed by BX plus DI with the sum stored in the same memory location |
| ADD BYTE PTR [DI],3 | A 3 adds to the byte contents of the data segment memory location addressed by DI |
| ADD BX, [EAX + $\left.2^{*} E C X\right]$ | The word contents of the data segment memory location addressed by the sum of 2 times ECX plus EAX add to BX with the sum stored in BX |

## TABLE 5-3 Add-with-carry instructions.

Assembly Language
$A L=A L+A H+$ carry
$C X=C X+B X+C$
$E B X=E B X+E D X+$ carry
The byte contents of the data segment memory location addressed by BX add to DH with carry with the sum stored in DH
The word contents of the stack segment memory location addressed
by BP plus 2 add to $B X$ with carry with the sum stored in $B X$
The doubleword contents of the data segment memory location
addressed by EBX add to ECX with carry with the sum stored in ECX ADC AL,AH
ADC CX,BX
ADC EBX,
ADC DH,[BX]
$A D C B X,[B P+2]$
ADC ECX,[EBX]

TABLE 5-2 Increment instructions.

| Assembly Language | Operation |
| :--- | :--- |
| INC BL | $\mathrm{BL}=\mathrm{BL}+1$ |
| INC SP | $\mathrm{SP}=\mathrm{SP}+1$ |
| INC EAX | $\mathrm{EAX}=\mathrm{EAX}+1$ |
| INC BYTE PTR $[\mathrm{BX}]$ | Adds 1 to the byte contents of the data segment memory location <br> addressed by BX |
| INC WORD PTR [SI] | Adds 1 to the word contents of the data segment memory location <br> addressed by SI |
| INC DWORD PTR [ECX] | Adds 1 to the doubleword contents of the data segment memory <br> location addressed by ECX |
| Increments the contents of data segment memory location DATA1 |  |

TABLE 5-4 Subtraction instructions.
Assembly Language
$\mathrm{CL}=\mathrm{CL}-\mathrm{BL}$
$A X=A X-S P$
$E C X=E C X-E B P$
$D H=D H-6 F H$
$\mathrm{AX}=\mathrm{AX}-\mathrm{CCCCH}$
$\mathrm{ESI}=\mathrm{ESI}-2000300 \mathrm{H}$
Subtracts the contents of
Subtracts the contents of CH from the contents of the data segment memory location addressed by DI

Subtracts the byte contents of the stack segment memory location
addressed by BP from CH addressed by BP from CH

Subtracts the byte contents of the data segment memory location TEMP from AH

Subtracts the word contents of the data segment memory location addressed by TEMP plus ESI from DI

Subtracts the doubleword contents of the data segment memory location addressed by DATA1 from ECX

TABLE 5-5 Decrement instructions.
Operation memory location addressed by EBX
Subtracts 1 from the doubleword contents of the data segment
Subtracts 1 from the contents of the data segment memory

Assembly Language
DEC BH
DEC EDX
DEC BYTE PTR [DI]

## DEC WORD PTR[BP]

DEC DWORD PTR[EBX]
DEC NUMB
TABLE 5-7 Comparison instructions.

| Assembly Language | Operation |
| :--- | :--- |
| CMP CL,BL | CL - BL |
| CMP AX,SP | AX - SP |
| CMP EBP,ESI | EBP - ESI |
| CMP AX,2000H | AX - 2000H <br> CH subtracts from the contents of the data segment memory location <br> addressed by DI |
| TMP [DI],CH | The byte contents of the stack segment memory location addressed <br> by BP subtract from CL |
| CMP CL,[BP] | The byte contents of the data segment memory location TEMP <br> subtract from AH |
| CMP DI,TEMP[BX] | The word contents of the data segment memory location addressed <br> by the sum of TEMP plus BX subtract from DI |
| CMP AL,[EDI + ESI] | The byte contents of the data segment memory location addressed <br> by the sum of EDI plus ESI subtract from AL |

TABLE 5-8 8 -bit multiplication instructions.

| Assembly Language | Operation |
| :--- | :--- |
| MUL CL | $\begin{array}{l}\text { AL is multiplied by CL; the unsigned product is in } A X \\ \text { IMUL DH }\end{array}$ |
| AL is multiplied by DH; the signed product is in AX |  |\(\left.\} \begin{array}{l}AL is multiplied by the byte contents of the data segment memory <br>


location addressed by BX; the signed product is in \mathrm{AX}\end{array}\right\}\)| AL is multiplied by the byte contents of the data segment memory |
| :--- |
| location addressed by TEMP; the unsigned product is in AX |

TABLE 5-9 16-bit multiplication instructions.

| Assembly Language | Operation |
| :--- | :--- |
| MUL CX | AX is multiplied by CX; the unsigned product is in $\mathrm{DX}-\mathrm{AX}$ |
| IMUL DI | AX is multiplied by D ; the signed product is in $\mathrm{DX}-\mathrm{AX}$ |
| MUL WORD PTR[SI] | AX multiplied by the word contents of the data segment memory <br> location addressed by SI; the unsigned product is in $\mathrm{DX}-\mathrm{AX}$ |

TABLE 5-10 32-bit multiplication instructions.

| Assembly Language | Operation |
| :--- | :--- |
| MUL ECX | EAX is multiplied by ECX; the unsigned product is in EDX-EAX |
| IMUL EDI | EAX is multiplied by EDI; the signed product is in EDX-EAX |
| MUL DWORD PTR[ECX] | EAX is multiplied by the doubleword contents of the data <br> segment memory location addressed by ECX; the unsigned <br> product is in EDX-EAX | product is in EDX-EAX

TABLE 5-11 8 -bit division instructions.

| Assembly Language | Operation |
| :---: | :---: |
| DIV CL | $A X$ is divided by $C L$; the unsigned quotient is in $A L$ and the remainder is in $A H$ |
| IDIV BL | $A X$ is divided by BL; the signed quotient is in $A L$ and the remainder is in AH |
| DIV BYTE PTR[BP] | AX is divided by the byte contents of the stack segment memory location addressed by BP ; the unsigned quotient is in AL and the remainder is in AH |
| - | - - |
| TABLE 5-12 16-bit division instructions. |  |
| Assembly Language | Operation |
| DIV CX | $\mathrm{DX}-\mathrm{AX}$ is divided by CX ; the unsigned quotient is in AX and the remainder is in DX |
| IDIV SI | DX-AX is divided by SI ; the signed quotient is in AX and the remainder is in $D X$ |
| DIV NUMB | AX is divided by the contents of the data segment memory location NUMB; the unsigned quotient is in AX and the remainder is in DX |

TABLE 5-13 32-bit division instructions.
-.
DIV DATA2 EDX-EAX is divided by the doubleword contents of data segment
memory location DATA2; the unsigned quotient is in EAX and the
remainder is in EDX
EDX-EAX is divided by
segment memory location addressed by EDI; the signed quotient is in EAX and the remainder is in EAX
$A L=A L A N D B L \quad$ Operation
$A L=A L A N D B L$
ECX = ECX AND EDI
CL = CL AND 33H
DI = DI AND 4FFFH
ESI = ESI AND 00000034 H
AX is ANDed with the word contents of the data segment memory
location addressed by DI
The byte contents of the data segment memory location addressed by the sum of ARRAY plus SI is ANDed with AL; the result moves to memory
CL is ANDed with the byte contents of the data segment memory location addressed by EAX; the result moves to memory

## Assembly Language

AND AL,BL
AND AL,BL
AND CX,DX AND ECX,EDI AND CL, 33H AND DI,4FFFH AND ESI,34H AND AX,[DI]
AND ARRAY[SI],AL
AND [EAX],CL

|  <br>  |  |
| :---: | :---: |
|  |  |
|  | dWE1 1ON |
|  | ХОヨ Эヨ⿺ |
|  | X8ヨ 10N |
|  | X |
| рəృuәuәןduos s，0Mı S！HJ | HO פ］n |
| рәґиәшәјdmos s，әuo s！HO | HO 1ON |

## uonerado TABLE 5－19 NOT and NEG instructions． Assembly Language

| Assembly Language | Operation |
| :---: | :--- |
| BT | Tests a bit in the destination operand specified by the source operand <br> BTC |
| Tests and complements a bit in the destination operand specified by |  |
| the source operand |  |$\quad$| Tests and resets a bit in the destination operand specified by the |
| :--- |
| source operand |$\quad$| Tests and sets a bit in the destination operand specified by the |
| :--- |
| source operand |


TABLE 5－17 TEST
instructions．
salva yo
［xg］＇xa yo
01＇daョ yo

| $\circ$ |
| :--- |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 0 |
| 몽 |

OR EAX，EBX
OR DH，OABH
OR SI，DX
OR AH，BL
Assembly Language
TABLE 5－15 OR instructions．
－

|  seoe，d $Z$ дчб！！peम！ | tr＇xOg $4 \forall S$ て＇IS $y \forall S$ |
| :---: | :---: |
|  <br>  |  |
|  |  |
| səכeld OL | 01＇XOヨ yHS |
|  | てl＇xa yHS |
|  | 1＇X X 7HS |


TABLE 5－20 Shift instructions．


|  <br>  | て＇Tdalyid ОצОМ צOu |
| :---: | :---: |
| $7 丁$ Кq pa！！！ | רЈ＇НУ уフч |
| seכeld 81 मə serejod Xכヨ | 81 ＇Xフヨ |
|  | 9＇78 |
| sooeld tı Hə setetodis | tils 70 ¢ |
| uoperado | әбепбие 7 イ｜quess $\forall$ |



$\stackrel{\sim}{+}$

## Intel 8086 Hardware

- Similar to 8088 but has 16 -bit data bus instead of 8-bit
- Power Supply Requirements
- Requires 5V with 10\% tolerance
- Maximum supply current of 360 mA
- Operates between 32 to 180 degrees $F$
- CMOS version uses only 10mA and operates in -40 to 225 degrees F
- Noise Immunity
- Difference between logic 0 output and logic 0 input voltages (= 0.35 V )
- Fan Out
- Maximum logic gate load at the output (=10)

TABLE 9-4 Function of status bits S3 and S4.

| S4 | S3 | Function |
| :--- | :--- | :--- |
| 0 | 0 | Extra segment |
| 0 | 1 | Stack segment |
| 1 | 0 | Code or no segment |
| 1 | 1 | Data segment |

TABLE 9-1 input characteristics of the 8086 and 8088 microprocessors.

| Logic Level | Voltage | Current |
| :---: | :---: | :---: |
| 0 | 0.8 V maximum | $\pm 10 \mu \mathrm{~A}$ maximum |
| 1 | 2.0 V minimum | $\pm 10 \mu \mathrm{~A}$ maximum |

TABLE 9-3 Recommended fan-out from any 8086/8088 pin connection.

| Family | Sink Current | Source Current | Fan-out |
| :--- | :---: | :---: | :---: |
| TTL (74) | -1.6 mA | $40 \mu \mathrm{~A}$ | 1 |
| TTL (74LS) | -0.4 mA | $20 \mu \mathrm{~A}$ | 5 |
| TTL (74S) | -2.0 mA | $50 \mu \mathrm{~A}$ | 1 |
| TTL (74ALS) | -0.1 mA | $20 \mu \mathrm{~A}$ | 10 |
| TTL (74AS) | -0.5 mA | $25 \mu \mathrm{~A}$ | 10 |
| TL (74F) | -0.5 mA | $25 \mu \mathrm{~A}$ | 10 |
| CMOS (74HC) | $-10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | 10 |
| CMOS (CD4) | $-10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | 10 |
| NMOS | $-10 \mu$ | $10 \mu \mathrm{~A}$ | 10 |

## Pin-Outs and Pin Functions

FIGURE 9-1 (a) The pin-out of the 8086 microprocessor; (b) the pin-out of the 8088 microprocessor.

(a)

(b)

- AD15-AD0: multiplexed address/data pins
- A19/S6-A16/S3: multiplexed address/status pins

S6 always remains $0, \mathrm{~S} 5$ is related to Flags, S4 and S3 show which segment in memory is accessed

- RD : Read Signal ( 0 when receiving data from memory or I/O)
- READY: for inserting wait states in $\mu \mathrm{P}$ timing ( 0 )
- INTR: for requesting hardware interrupt if IF=1
- TEST: works with WAIT instruction
- NMI: Non-maskable interrupt (regardless of IF bit)
- Reset: causes reset and disables interrupts
- CLK: clock input pin of $\mu \mathrm{P}$ with $1 / 3$ duty cycle
- Vcc: power supply input
- GND: two ground connections
- MN/MX: minimum/maximum operation mode
- BHE/S7: bus high enable used to enable D15-D8
- Minimum Mode Pins
- IO/M: selects memory or I/O for address bus
-WR : indicates $\mu \mathrm{P}$ is outputting data
- INTA: interrupt acknowledge responds to INTR input
- ALE: address latch enable shows $\mu \mathrm{P}$ bus contains address
- DT/R: data transmit/receive shows that $\mu \mathrm{P}$ is transmitting (1) or receiving data (0)
- DEN: data bus enable activates external data bus buffers
- HOLD: requests direct memory address (DMA) if 1; another bus master wants to control the bus
- HOLA: hold acknowledge indicates the $\mu \mathrm{P}$ is in hold state and all buses are floating
- SSO: used with IO/M and DT/R to detect function of current bus cycle
- Maximum Mode Pins for use with a co-processor
- S2, S1, S0: status bits indicate function of current bus cycle
- RO/GT0 and RO/GT1: request/grant bi-directional pins request and grant DMA
- LOCK: lock output locks peripherals off the system
- QS1 and QS0: queue status pins indicate the internal instruction queue for numeric coprocessor


## Clock Generator

- Provides 5 MHz for $\mu \mathrm{P}$ and 2.5 MHz for peripherals
- Uses an external clock for 15 MHz crystal
- Provides a system reset signal

FIGURE 9-2 The pin-out of the 822844A clock generator.

FIGURE 9-3 The internal block diagram of the 8284A clock generator.


## Bus Buffering and Latching

- Multiplexing reduces number of pins
- Demultiplexing required to have stable addresses for memory or I/O
- Transparent latch is like a wire when enabled and hold previous state when disabled
- Buffers used to drive high-capacitance loads
- Data bus uses bi-directional buffers




## Bus Timing

- $\mu \mathrm{P}$ uses memory or I/O in periods called bus cycle
- Each bus cycle equals 4 system-clocking period (T state)
- In T1 the address is placed, ALE, DT/R, and IO/M are activated
- In case of write, data appears on data bus in T2
- READY is sampled at the end of T2, if low then T3 is wait state
- In T4 all signals are deactivated and prepared for next cycle

FIGURE 9-10 Simplified 8086/8088 read bus cycle.
징
viva/Sszyaav

$$
\begin{aligned}
& \text { 号 } \\
& \text { 刨 }
\end{aligned}
$$



FIGURE 9-9 Simplified 8086/8088 write bus cycle.

## Simplified 8086/8088 write bus cycle.



- Ready and Wait State
- READY input to $\mu \mathrm{P}$ causes wait state for slower access
- Wait states appear between T2 and T3 to lengthen bus cycle
- Memory access time is the period between when address appears on bus until data is sampled by $\mu \mathrm{P}$
- For 8086, at 5 MHz , each state is 200 ns ; normal access times are 460 ns
- READY is sampled at the end of T2 and again middle of Tw
- Clock generator is used to synchronize READY signal




## Memory Interface

- Two types: ROM and RAM, with 4 types of connection lines
- Address Connection: labeled A0 to An for n+1 Ines
- Number of location $=2^{\text {n+1 }}$, e.g. 10 pins means 1 K
- Data Connections: outputs (Os) or input/output (Ds)
- A byte-wide memory stores 8 bits per memory location. Memories often referred to as locations times bits per location
- E.g. 16K x 1 memory has 16K 1-bit locations
- Selection Connections
- Enables memory like chip select (CS), or select (S) pins in RAM and chip enable (CE) in ROM
- Control Connections
- One or more pins for operation control ROM has only one called output enable (OE) or gate (G) which enable or disable tri-state output buffers;
RAM sometimes has one: (R/W) which enables read/write, and sometimes two: (WE or W) for enabling writing and (OE) for enabling reading



## ROM

- Programmed during manufacturing; Data is permanent, so called nonvolatile memory
- Programmable ROM (PROM)
- Programmed in-field by burning NI-chrom or silicon oxide fuses
- Erasable Programmable ROM (EPROM)
- Programmed in-field with EPROM programmer; erasable if exposed to high-intensity ultraviolet light
- Electrically Erasable Programmable ROM (EEPROM)
- Erasable in system but need more time than normal RAM
also called read-mostly memory (RMM), flash memory, electrically alterable ROM, and nonvolatile RAM (NVRAM)
- Flash memory stores system setup information


## Static RAM (SRAM)

- Retains data as long as DC power applied (volatile)
- Used for cache memory because of fast access
Dynamic RAM (DRAM)
- Retains data on integrated capacitances
- Needs to be refreshed every 2 to 4 ms
- Much larger capacity than SRAM

- Refresh is done by reading and rewriting data
- RAS selects a row for refreshing while DRAM is operational. Called hidden refresh, transparent refresh, or cycle stealing
- Extended Data Output (EDO): DRAM with output latches
- Latch holds next data, this $15 \%$ to $25 \%$ faster
- Refresh is done by writing into these latches
- Synchronous DRAM (SDRAM) used with newer systems
- SDRAM read four 64-bit numbers in one burst
- First number takes 3 to 4 clock cycles, rest only 1
- Faster than both normal DRAM and EDO
$256 \mathrm{kX1}$ DRAM needs refreshing eves 4 ms .
In ane refresh cycle ane row is refreshed; has 256 rows.
$\Rightarrow 4 \mathrm{~ms} \div 256=15.6 \mu \mathrm{~s}$ ie. refresh cycle needed every 15.6 ms .
Each read/write cycle is 4 T states $=800 \mathrm{~ns}$.
$15.6 \mathrm{Hs} \div 800 \mathrm{~ns}=19$ i.e. ane refresh per 19 memory access. $\simeq 5 \%$ lost of Computer time + Energy lass!


Notes: 1. Decoder is an 8 -line to 256 -line decoder.
2. Multiplexor is 256 to 1 line.
3. Multiplexor is $\mathbf{4}$ to 1 line.

FIGURE 10-39 The internal structure of a $256 \mathrm{~K} \times 1$ DRAM. Note that each of the internal 256 words are 1025 -bits wide.

## Address Decoding

- Usually more than one memory chip is connected $\mu \mathrm{P}$
- Decoding allocates each chip to a part of memory map
- Types of decoders
- NAND gate: expensive because multi-input NAND gates are required for each memory device
- Decoder chips: more commonly used than NAND, like 3-to8
- PLD: programmable logic device; used today 1-PROM: economical because of large number of inputs 2-PLA: programmable logic arrays; has replaced PROM because of higher flexibility


FIGURE 10-13 A simple NAND gate decoder used to select a 2716 EPROM memory component for memory locations FF800H-FFFFFFH.

8088 has 20 address lines $\rightarrow 2^{20}=1 \mathrm{M}$ locations $111111111 \times \times \times \quad \times \times \times x \quad \times \times \times \times$

$$
\begin{aligned}
\Rightarrow 11111111100000000000 & =F F 800_{H} \\
1111 T_{0} 1111111111111111 & =F F F F F_{H}
\end{aligned}
$$

$2 K$ byte of memory mapped to FF 800 -FFFFF.

$$
\begin{aligned}
& \text { FIGURE 10-14 The } \\
& 74 \text { LS } 138 \text {, 3-to- } 8 \text { line decoder } \\
& \text { and function table. }
\end{aligned}
$$



$$
\begin{aligned}
& \frac{2}{5}
\end{aligned}
$$

$$
\begin{aligned}
& \text { loco to F1FFFH } \\
& \text { 最 } \\
& \text { C } \\
& \text { in } \\
& 0000 \text { J }
\end{aligned}
$$

FIGURE 10-15 A circuit that uses eight 2764 EPROMs for a $64 \mathrm{~K} \times 8$ section of memory in an
8088 microprocessor-based system. The addresses selected in this circuit are
FO000H-FFFFFH.

$\overline{\tilde{x}}$


PROM location's are all logic is manufactured, then $0 s$ are programmed.

Here only 8 of 512 locations are programmed then.

Example shams same mapping as previan example.


FIGURE 10-17 A memory system using the TPE28L42, $512 \times 8$ PROM as an address.
$64 \mathrm{~KB} \quad F 0000$ - FAFF

TABLE 10-1 The 82S147 PROM programming pattern for the circuit of Figure 10-17.




## Interfacing Memory to 8-bit Data Bus $\mu \mathbf{P}$

$8088 \curvearrowright 5 \mathrm{HHz}$
has 460 ns
access Time
allowed for


FIGURE 10-20 Eight 2732 EPROMs interfaced to the 8088 microprocessor. Note that the output of the NAND gate is used to cause a wait state whenever this section of the memory is selected.

Need to add wait state (200ns), which increases access tie to 660 ns .


RAM Interfacing


Error Detection and Correction

- Parity is number of 1 s in data
- This detects single bit errors


FIGURE 10-24 A 64 K memory system that contains a parity error detection circuit.


## Interfacing Memory to 16-bit Data Bus $\mu \mathbf{P}$

FIGURE 10-27 The high (odd) and low (even) 8-bit memory banks of the 8086/80286/80386SX microprocessors.

FIGURE 10-30 A 16-bit memory decoder that places memory at locations
$060000 \mathrm{H}-06 \mathrm{FFFFH}$.



Odd hank)
(BLE)


Low hank (Even bank)

Note: $A_{0}$ is labeled $\overline{\text { BLE }}$ (Bus low enable) on the 803865 S .

FIGURE 10-29 The memory bank write selection input signals: $\overline{H W R}$ (high bank write) and $\overline{\mathrm{LWR}}$ (low bank write).



FIGURE 10-28 Separate bank decoders.


FIGURE 10-31 A memory system for the 8086 that contains a 64 K -byte EPROM and a 128 K -byte SRAM.


FIGURE 10-32 An 80386SX memory system containing 256 K of EPROM and 128 K of SRAM.

## Interfacing Memory to 32- and 64-bit Data Bus $\mu \mathbf{P}$



FIGURE 10-33 The memory organization for the 80386 DX and 80486 microprocessors.

FIGURE 10-34 Bank write signals for the 803860X and 80486 microprocessors.



FIGURE 10-35 A small 256K SRAM memory system interfaced to the 80486 microprocessor.



FIGURE 10-38 A small 512K-byte EPROM memory interfaced to the Pentium-Pentium II microprocessors.

## Hamming Codes

- By R. W. Hamming; Commonly used in RAM
- k parity bits added to $n$ data bits
- Bit positions numbered 1 to $\mathrm{n}+\mathrm{k}$
- Positions numbered with powers of two are for parity
- The k parity bits are generated as follows
- P1 = XOR (all data bit position numbers with 1 in $1^{\text {st }}$ bit)
$-P 2=X O R$ (all data bit position numbers with 1 in $2^{\text {nd }}$ bit)
$-P 4=X O R$ (all data bit position numbers with 1 in $3^{\text {rd }}$ bit)
$-\mathrm{P8}=\mathrm{XOR}$ (all data bit position numbers with 1 in $4^{\text {th }}$ bit)
- When $\mathrm{n}+\mathrm{k}$ data are read, the parity are evaluated
$-\mathrm{C} 1=\mathrm{XOR}$ (all bit position numbers with 1 in $1^{\text {st }}$ bit)
$-\mathrm{C} 2=\mathrm{XOR}$ (all bit position numbers with 1 in $2^{\text {nd }}$ bit)
$-\mathrm{C4}=\mathrm{XOR}$ (all bit position numbers with 1 in $3^{\text {rd }}$ bit)
$-\mathrm{C8}=\mathrm{XOR}$ (all bit position numbers with 1 in $4^{\text {th }}$ bit)
- C=C1 C2 C4 C8=0 means no error, else there is error
- Decimal value of C indicates the error bit position
- Error may be in data or parity bits
- Hamming code detects and corrects error only in single bit
- With an additional parity bit, two errors detected but not corrected

$$
\begin{aligned}
& \begin{array}{llllll}
\hline & \mathrm{C}_{8} & \mathrm{C}_{4} & \mathrm{C}_{2} & \mathrm{C}_{1} \\
\hline & \\
\hline \text { No error } & 0 & 0 & 0 & 0 \\
\text { Error in bit } 1 & 0 & 0 & 0 & 1 \\
\text { Error in bit } 5 & 0 & 1 & 0 & 1 \\
\hline
\end{array} \\
& \text { ○ャ○ー } \\
& \text { ーぃゅ }
\end{aligned}
$$



| Bit position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
|  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

$$
\begin{aligned}
& P_{8}=\mathrm{XOR} \text { of bits }(9,10,11,12)=0 \oplus 1 \oplus 0 \oplus 0=1
\end{aligned}
$$

$$
\begin{aligned}
& P_{1}=\operatorname{XOR} \text { of bits }(3,5,7,9,11)=1 \oplus 1 \oplus 0 \oplus 0 \oplus 0=0 \\
& \begin{array}{l}
\text { NN N } \\
\text { N }
\end{array} \\
& \pm 0 \\
& -u \\
& \text { ○ こ } \\
& \text { - 心 }
\end{aligned}
$$

## 


 programmable points in the PDL consists of a connection formed by a fuse. When
 suoubeopldde




 The next four sections deal with five types of programmable logic devices (PLDs)

## 





 error-correction, double-error-detection scheme is most often used in real systems.
The modified code uses a different parity check bit scheme that balances the num-



$0=d$ pue $0 \neq \supset$ II
$\mathrm{I}=d$ pue $0 \neq \supset \mathrm{HI}$
$0=d$ pue $0=\int$ HI
ity over the 13 bits is incorrect (odd parity). The following four cases can occur: is read frem memory, the check bits and also the parity yit $P$ are evaluated over
the entire 13 bits. If $P=0$, the parity is correct (even parity), but if $P=1$, the parbits. This produces the 13 -bit word 0011100101001 (even parity). When this word
is read from memory. the check bits and also the parity bit $P$ are evaluated over $001110010100 P_{13}$, where $P_{13}$ is evaluated from the exclusive-OR of the other 12
bits. This produces the 13 -bit word 0011100101001 (even parity) When this word we include this additional parity bit, the previous 12 -bit coded word becomes Hamming code can be used to correct a single error and detect double errors. If they were single-bit errors. By adding another parity bit to the coded word, the Some multiple-bit errors are detected, but they may be corrected erroneously, as if The basic Hamming code can detect and correct an error in only a single bit.
of 2-for example, 1, 2, 4, 8, 16, and so forth. These numbers are also the position
numbers for the parity bits.

## Basic I/O Interface

- Two methods: isolated I/O and memorymapped I/O
- Isolated I/O
- I/O locations are isolated from memory system
- Only instructions IN, INS, OUT and OUTS used
- Memory-Mapped I/O
- May use any instruction that references memory
- I/O is treated like a memory location

FIGURE 11-1 The memory
8088 microprocessors.
(a) Isolated I/O (b) Memorymapped I/O.


## Debouncing Switch Contacts

## FIGURE 11-6 A singlepole, single-throw switch interfaced as a TTL device.



FIGURE 11-7 Debouncing switch contacts: (a) conventional debouncing and (b) practical debouncing.

(a)

(b)

## I/O Address Decoding

EXAMPLE 11-2
AUTHOR Barry B. Brey
COMPANY
BreyCo
DATE
7/1/99
CHIP DECODER8 PAL16L8
;pins $\begin{array}{lllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10\end{array}$ A0 A1 A2 A3 A4 A5 A6 A7 NC GND
;pins $11 \begin{array}{llllllllll}12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20\end{array}$ NC F7 F6 F5 F4 F3 F2 F1 F0 VCC

EQUATIONS

```
/F0 = A7 * A6 * A5 * A4 * A3 * /A2 * /A1 * /A0
/F1 = A7 * A6 * A5 * A4 * A3 * /A2 * /A1 * A0
/F2 = A7 * A6 * A5 * A4 * A3 * /A2 * A1 * /A0
/F3 = A7 * A6 * A5 * A4 * A3 * /A2 * A1 * A0
/F4 = A7 * A6 * A5 * A4 * A3 * A2 * /A1 * /A0
/F5 = A7 * A6 * A5 * A4 * A3 * A2 * /A1 * A0
/F6 = A7 * A6 * A5 * A4 * A3 * A2 * A1 * /A0
/F7 = A7 * A6 * A5 * A4 * A3 * A2 * A1 * A0
```

FIGURE 11-10 A port decoder that decodes 8-bit I/O ports. This decoder generates active low outputs for ports FOH-F7H.


FIGURE 11-13 The I/O
banks found in the 8086,
80186, 80286, and 80386SX


FIGURE 11-14 An I/O port decoder that selects ports 40 H and 41 H for output data.

EXAMPLE 11-4

COMPANY BreyCo
DATE BreyCo

CHIP DECODERA PAL16L8
; pins $\begin{array}{lllllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10\end{array}$ BHE IOWC A0 A1 A2 A3 A4 A5 A6 GND
;pins $11 \begin{array}{llllllllll}12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20\end{array}$
A7 NC NC NC NC NC NC 4041 VCC
EQUATIONS
$/ 40=/ B L E * / I O W C$ * /A7 * A6 * /A5 * /A4 * /A3 */A2 */A1
$/ 41=/ \mathrm{BHE} * / I O W C * / A 7$ * A6 * /A5 */A4 */A3 * /A2 */A1


## Interface Units

- Links between CPU and I/O
- Some peripherals are electromechanical devices and need conversion of signal values
- Data transfer rates of peripherals may differ from CPU clock and need synchronization mechanism
- Data codes and formats in peripherals may differ from CPU
- Operation modes of peripherals differ from each other and they need to be controlled so that they do not interfere each others operation


## Connection of I/O devices to CPU



## Typical I/O Interface



## Asynchronous Data Transfer

- CPU and I/O usually have different clocks
- Strobing: simple method with one control signal
- Transfer may be initiated by the source or destination
- No indication that data ever captured by destination
- No indication that source has put the data on bus
- Speed is as low as that of slowest attached device
- Handshaking: two control signals, one from each side
- Based on request and acknowledge signals

(a) Destination-initiated transfer


Data bus


Strobe

(b) Source-initiated transfer

- FIGURE 11-6

Asynchronous Transfer Using Strobing

(a) Destination-initiated transfer


Request

(b) Source-initiated transfer

- FIGURE 11-7

Asynchronous Transfer Using Handshaking

## Impact of I/O on System Performance

- Some applications require high throughput, like Tax Service
- Some require low response time, like Personal Computers
- Many require both, like Automatic Teller Machines
- Suppose a benchmark executes in 100 seconds of elapsed time, where 90 sec is CPU time and the rest is I/O. If CPU speed improves by 50\% per year but l/O performance doesn't, how much faster the program runs at the end of 5 years?
- Answer: 4.5


## Magnetic Disks

- Components
- One to 15 platters with two recordable surfaces each
- Stack of platters has diameter of 1 to 8 inches and rotates at 3600 to 7200 RPM
- Each disk surface divided into 1000 to 5000 concentric circles called tracks
- Each track divided into 64 to 200 sectors which contain information
- Access time
- Seek time + rotational latency + transfer time + controller time
- What is the average rotational latency? 8.3 ms to 4.2 ms


## Serial Communication

- Parallel: all bits sent at once
- Fast, but lots of wires; good for short distance
- Serial: bits sent in sequence one at a time
- Slow, but less expensive
- Modems (modulator-demodulator) allow use of telephone lines
- Simplex: only one way, line radio and television broadcasting
- Half-duplex: both directions, but one at a time. Modems at both end change roles as transmitter and receiver in a turnaround time
- Full-duplex: both directions simultaneously


## Communication Between I/O and CPU

- CPU to I/O
- Isolated I/O or memory-mapped I/O
- I/O to CPU
- Operating system needs to know when I/O finished a task
- Operating system should be notified of any errors in I/O
- Two methods: Polling and Interrupt Driven
- I/O may access memory directly (DMA)
- Polling (Programmed I/O)
- I/O puts information in a status register
- The OS periodically checks the status register
- Busy wait loop is used to implement polling
- Checks for I/O completion is dispersed among code
- Advantage: simple, CPU controls all the work
- Disadvantage: Polling overhead consumes a lot of CPU time
- Interrupt Driven (Exception Strategy)
- I/O interrupts CPU to get its attention
- Step 1: CPU receives interrupt signal from I/O
- Step 2: Current PC or IP is saved
- Step 3: CPU gets address of interrupt service routine
- Step 4: After executing ISR, CPU jumps back
- Advantage: user program is only halted during actual transfer
- Disadvantage: Special hardware needed to cause interrupt (I/O), detect interrupt (CPU), and save proper states to resume after interrupt (CPU)
- Compare I/O Interrupt and Processor Exceptions


## Overhead of Polling in I/O Systems

- Polling is only suitable for low bandwidth devices
- Polling should be frequently enough not to lose any data
- Assume and $500 \mathrm{MHz} \mu \mathrm{P}$ with 400 clock cycle polling
- Mouse must be polled 30 times per second
- Fraction of processor clock cycle time consumed is $0.002 \%$
- Polling can be used for mouse without much impact on performance
- Floppy disk transfers data to processor in 16-bit units and has data rate of $50 \mathrm{~KB} / \mathrm{sec}$
- Fraction of processor clock cycle time consumed is $2 \%$
- This is significant but can be tolerated in low-end systems
- Hard disk transfers data to processor in four 32-bit chunks and has data rate of $4 \mathrm{MB} / \mathrm{sec}$
- Fraction of processor clock cycle time consumed is $20 \%$
- This is one-fifth of CPU time and not acceptable to do


## Overhead of Interrupt-Driven I/O Systems

- Has overhead for CPU only during actual data transfer
- For previous hard disk system, assume each interrupt overhead is 500 clock cycles and hard disk transfers data $5 \%$ of the time
- Average fraction of CPU time consumed is $1.25 \%$


## Direct Memory Access (DMA)

- Allows devices to talk to memory directly
- Less overhead for CPU compared to polling and interrupt
- Suitable for high bandwidth devices like hard disk and transfer of large chunks of data at a time
- Interrupt still used but on completion of transfer or error
- DMA done by special controller device to master the bus
- Many DMA controller are flexible with respect to delays
- Three main steps are involved in DMA
- Processor sets up DMA by supplying

1) device identity, 2) operation to perform, 3) Source or destination memory address, and 4) number of bytes to transfer

- DMA starts and DMA controller arbitrates for the bus
- DMA transfer completes

DMA controller interrupts CPU, and CPU checks for any possible errors

- Overhead of DMA I/O Systems
- For previous hard disk systems
assume initial setup for DMA takes 1000 clock cycles, handling interrupt at DMA completion takes 500 cycles, and average transfer from disk is 8 kB
- Average fraction of CPU time consumed is $0.15 \%$


## Computer Performance

- Performance is major measure of evaluating computers
- Performance is task dependent and defined differently
- Single users are interested in Response Time or Executing Time time between start and completion of a task improves by faster processors
- Computer center managers are interested in Throughput total amount of work done in a given time improves by faster processor or using multiprocessors
- Performance of a machine: PER = 1 / EXE
- Relative performance of machine $A$ to machine $B$ is given by $\operatorname{PER}(\mathrm{A}) / \operatorname{PER}(\mathrm{B})=\operatorname{EXE}(\mathrm{B}) / \operatorname{EXE}(\mathrm{A})$
- Performance improves by reducing the length of clock cycles (TAU) or number of clock cycles required for executing a program (CYC) EXE $=$ CYC * TAU
- Execution time depends on the number of instructions in a program (INS) and the average clock cycles needed for instructions (CPI)
CYC = INS * CPI
- Basic Performance equations
- EXE $=$ INS ${ }^{*}$ CPI ${ }^{*}$ TAU $=$ INS ${ }^{*}$ CPI/FRE
- Check units: Time $=\frac{\text { Instructions }}{\text { Program }} \times \frac{\text { Clock Cycles }}{\text { Instruction }} \times \frac{\text { Seconds }}{\text { Clock Cycles }}$
- CPU clock cycles is measured by looking at different types of instructions ( $n$ and i) and their clock cycle counts (COU)
$\mathrm{CYC}=\sum_{\mathrm{i}=1}^{\mathrm{n}} \mathrm{CPI}_{\mathrm{x}} \mathrm{COU}_{\mathrm{i}}$
- MIPS: Million Instruction Per Second
- Alternative to execution time for evaluating systems
- MIPS $=\frac{\text { Instruction Coumt }}{\text { Execution Tine } \times 10^{6}}$
- Faster machine means higher MIPS
- Higher MIPS does not necessarily mean higher or better performance!
- MIPS is instructions execution rate with no regard to capabilities
- Cannot use MIPS to compare computers with different instructions
- MIPS varies for different programs on the same machine


## Exercises on Organization

- For a Pentium II processor descriptor that contains a base address of 00280000 H , a limit of 00010 H , and $\mathrm{G}=1$, what starting and ending locations are addressed?
- Code a descriptor that describes a memory segment that begins at location 03000000 H and ends at location 05FFFFF H. This is a data segment that grows upward in the memory system and can be written, for an 80386 Intel processor.
- If the processor sends linear address 00200000 H to the paging mechanism, which paging directory entry is accessed and which page entry is accessed.
- What is wrong with a MOV [BX],[DI] instruction?
- What, if anything, is wrong with MOV AL,[BX][DI] instruction?
- Suppose DS=1100 H, BX=0200 H, LIST=0250 H, and SI=0500 H, determine the address accessed by each of the following instructions.
a) MOV LIST[SI],EDX
b) MOV CL,LIST[BX+SI]
c) $\mathrm{MOVCH},[\mathrm{BX}+\mathrm{SI}]$
- Explain what happens when PUSH EAX instruction is executed. Assume $\mathrm{SP}=0100 \mathrm{H}$ and $\mathrm{SS}=0200 \mathrm{H}$.
- Develop a sequence of instructions that copy 12 bytes of data from an area of memory addressed by SOURCE into an area of memory addressed by DEST.
- What is wrong with a MOV CS, AX instruction?
- If $A X=1001 \mathrm{H}$ and $D X=20 F F \mathrm{H}$, list the sum and the content of each flag register bit (C, A, S, Z and O) after the ADD AX, DX instruction executes.
- What is wrong with the $\operatorname{INC}[B X]$ instruction?
- Develop a sequence of instructions that sets (to 1 ) the rightmost 4 bits of $A X$, clears (to 0 ) the leftmost three bits of $A X$, and inverts bits 7,8 , and 9 of $A X$.
- Why are buffers required in 8086 - and 8088 -based systems?
- What two 8086 operations occur during a bus cycle?
- Briefly describe the purpose of each T state from T1 to T4.
- Modify the NAND gate decoder in Figure 10-13 to select the memory for address range DF800 H- DFFFF H.
- Modify Figure 10-19 by rewriting the PAL program to address B0000 H- BFFFF H.
- Modify the circuit of Figure 10-20 to select memory locations $68000 \mathrm{H}-6 F F F F \mathrm{H}$.


## Exercises on Hamming Code

- Given the 11-bit data word 00100111010, generate the corresponding 15-bit Hamming Code word.
- A 12-bit Hamming code word contains 8 bits of data and 4 parity bits is read from the memory. What was the original 8-bit data word that was written into memory if the 12 -bit word read out is:
a)000010101010, b) 111110010110 , and c) 100111110100.
- How many parity check bits must be included with the data word to achieve single error correction and double error detection when the data word contains: a) 16 bits, b) 32 bits, and c) 64 bits
- It is necessary to formulate the Hamming code for 4 data bits D3, D5, D6, D7 together with 3 parity bits P1, P2 and P4.
a) Evaluate the 7-bit composite code word for the data word 0101
b) Evaluate the 3 check bits $\mathrm{C} 1, \mathrm{C} 2$ and C 4 , assuming no error.
c) Assume an error in bit D5 during storage into memory. Show how the error in the bit is detected and corrected.
d)Add a parity bit $P$ to include double error detection in code. Assume that errors occurred in bits P2 and D5. Show how this double error is detected.


## Exercises on Computer Performance

- Suppose we have two implementations of the same instruction set architecture. Machine A has a clock cycle time of 1 ns and a CPI of 2.0 for some program, and machine B has a clock cycle time of 2 ns and a CPI of 1.2 for the same program. Which machine is faster for this program, and by how much?
- Our favorite program runs in 10 seconds on computer A, which has a 400 MHz clock. We are trying to help a computer designer build a machine, $B$, that will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing machine B to require 1.2 times as many clock cycles as machine A for this program. What clock rate should we tell the designer to target?
- A compiler designer is trying to decide between two code sequences for a particular machine. The hardware designers have supplied the following facts:

| Instruction Class | CPI for this Instruction Class |
| :---: | :---: |
| A | 1 |
| B | 2 |
| C | 3 |

For a particular high-level language statement, the compiler writer is considering two code sequences that require the following instruction counts:

| Code Sequence | Instruction Counts for Instruction Class |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| 1 | 2 | 1 | 2 |
| 2 | 4 | 1 | 1 |

Which code sequence executes the most instructions? Which will be faster? What is the CPI for each sequence?

- Consider the machine with three instruction classes and CPI measurements from the previous problem. Now suppose we measure the code for the same program from two different compilers and obtain the following data:

| Codes From <br> Compiler | Instruction Counts (in billions) for Instruction Class |  |  |
| :---: | :---: | :---: | :---: |
| 1 | A | B | C |
| 2 | 5 | 1 | 1 |

- Assume that the machine's clock rate is 500 MHz . Which code sequence will execute faster according to MIPS? According to execution time?


[^0]:    Notes: $\mathrm{EBX}=00000300 \mathrm{H}, \mathrm{ESI}=00000200 \mathrm{H}, \mathrm{ARRAY}=1000 \mathrm{H}$, and $\mathrm{DS}=1000 \mathrm{H}$

