

**ENEL5808**  
**Signal Processing Electronics**  
**Mid-Term Examination**

Student Name \_\_\_\_\_

Student Number \_\_\_\_\_

Oct. 25, 2007 7:30PM - 9:00PM  
answer all questions on sheet provided

R. Mason

- 
1. (5 points) Multiple Choice, Circle BEST answer
- (a) Thin film resistors are generally better than implanted resistors because:
- (i) they have a higher temperature coefficient
  - (ii) they have a wider range of values
  - (iii) they are easier to make
  - (iv) they provide higher yield
- (b) Large IC capacitors are made up of a number of smaller unit size capacitors to:
- (i) reduce the area of the capacitor
  - (ii) reduce the parasitics of the capacitor
  - (iii) improve the matching of capacitors
  - (iv) reduce the plate resistance of the capacitor
- (c) A circuit designer can increase the  $g_m$  of a NMOS transistor by:
- (i) increasing the carrier mobility
  - (ii) increasing the threshold voltage
  - (iii) increasing the width
  - (iv) decreasing the drain current
- (d) The main advantage of a cascode current source is:
- (i) smaller output swing
  - (ii) higher output impedance
  - (iii) more transistors
  - (iv) better device matching
- (e) What is the typical voltage gain of a standard telescopic cascode CMOS amplifier?
- (i) 10 dB
  - (ii) 20 dB
  - (iii) 60 dB
  - (iv) 120 dB
2. (10 points) Short Answer
- (a) What are the advantages of a telescopic cascode amplifier compared to a folded cascode amplifier?


(b) Draw the layout cross section of a CMOS inverter, including substrate contacts and show any parasitic bipolar transistors.

(c) List in order the layers that are applied/added in a 5 metal layers CMOS process. Why is the device well layer applied before the drain/source implants?



(d) A basic nmos differential pair with resistive loads has a maximum single sided output slew rate of 25 V/us into a 0.5 pF load. What do we know about the bias currents in the circuit? How can we increase the slew rate?

(e) Why do we use dummy cells in analog circuit layouts? Draw an example layout with a dummy cell (don't forget the correct voltages on the dummy cell).

3. (5 points) For the following circuit  $W/L$  for all transistors is  $100\mu\text{m}/1.5\mu\text{m}$ ,  $u_n C_{ox} = 80 \mu\text{A}/\text{V}^2$ ,  $u_p C_{ox} = 25 \mu\text{A}/\text{V}^2$ ,  $I_{bias} = 100\mu\text{A}$ ,  $r_{ds-p} (\text{ohms}) = r_{ds-n} (\text{ohms}) = 6,000L (\mu\text{m})/I_d (\text{mA})$ . Ignoring the body effect, what is the gain of this stage?



4. (5 points) Draw and label the DC transfer function ( $V_{out}$  vs.  $V_{in}$ ) for the following circuits. Explain the purpose of  $M_1$ ,  $M_2$  and  $M_3$  for each circuit. What kind of circuits are these normally referred to as?



5. (5 points) What is the following circuit? Explain the purpose of each transistor.

