

## Second Tug of War Lab

Lab Date \_\_\_\_\_

Lab Day \_\_\_\_\_

Left Partner \_\_\_\_\_

Right Partner \_\_\_\_\_

Prelab TA: \_\_\_\_\_ Date \_\_\_\_\_

- Draw a simplified Hardware diagram for the divide by 128 counter.  
(You do not need to show the details of the combinational logic.)
- Draw a simplified Hardware diagram for the LFSR Random number generator.  
(You do not need to show the details of the combinational logic.)
- Write pseudo-code for the divide-by-128 counter.
- Write pseudo-code for the divide-by-128 testbench.
- Write pseudo-code for the LFSR.
- Write pseudo-code for the LFSR testbench.

Demo TA: \_\_\_\_\_ Date \_\_\_\_\_

left right

- Exhibit/understand RTL and testbench code
- Proper RTL simulation of both LFSR and div-128
- (does not need to be self-checking)

Report TA: \_\_\_\_\_ Date \_\_\_\_\_

- Title Page, Intro
- Prelab
- All code/tb listings
- Commented waveforms for RTL AND Gate-level (add extra signals) Sims
- Cover Page
- Why didn't you finish in the lab?
- Screenshot of FPGA express with no problems on synthesized circuit.

Totals: TA: \_\_\_\_\_ Date: \_\_\_\_\_