Department of Electronics
ELEC3500 Digital Design
Mid-Term Examination

Student Name $\qquad$
Student Number $\qquad$
R. Mason
answer all questions on the exam sheet provided, one $8.5 \times 11$ crib sheet allowed

1. (5 points) multiple choice, circle the BEST answer.
(a) A three input NOR gate with input values of " 1 ", " X " and " $Z$ " would have an output value of?
i) " $Z$ "
ii) " 0 "
iii) " 1 "
iv) "X"
(b) Verilog code of the form always @ (school) could synthesize to:
i) a latch
ii) a flip-flop
iii) a class
iv) a clock
(c) What is the typical hold time of a CMOS flip-flop:
i) $\quad-0.5 \mathrm{nS}$
ii) 0.5 nS
iii) $1 u S$
iv) -1uS
(d) Which transistors changes will decrease the output delay of a CMOS inverter:
i) increase $\left|\mathrm{V}_{\mathrm{T}}\right|$, increase W
ii) increase $\left|\mathrm{V}_{\mathrm{T}}\right|$, decrease W
iii) decrease $\left|\mathrm{V}_{\mathrm{T}}\right|$, increase W
iv) decrease $\left|\mathrm{V}_{\mathrm{T}}\right|$, decrease W
(e) A case statement should have a default case to:
i) make all cases mutually exclusive
ii) to prevent a synchronous reset
iii) to prevent unwanted latches
iv) make a stronger case
2. (10 points) Answer the following:
(a) Draw the expected output waveform for Q in the following circuit with the given signals for D and CLK (assume setup and hold times are 0).

(b) Draw a gate level (i.e. AND, OR, etc.) schematic for the hardware that would be produced from the following Verilog behavioral code? Is there anything wrong with this code?
```
module midterm(a, b, c);
input [3:0] a;
input b;
output [7:0] c;
register [7:0] c;
always @ (a)
begin
    c = 0;
    if (b) begin
        case (a)
            4'b0000 : c = 8'h01;
            4'b0001: c = 8'h02;
            4'b0010 : c = 8'h04;
            4'b0011 : c = 8'h08;
            4'b0100 : c = 8'h10;
            4'b0101 : c = 8'h20;
            4'b0110 : c = 8'h40;
        endcase
    end
end
endmodule
```

(c) A CMOS inverter has $\mathrm{V}_{\mathrm{OH}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$. Calculate the noise margins for this circuit. What would happen to the output if the input to this circuit was at 0.5 V ?
$\mathrm{NM}_{\mathrm{L}}=$ $\qquad$ V

If input $=0.5 \mathrm{~V}$, output $=$ $\qquad$
$\mathrm{NM}_{\mathrm{H}}=$ $\qquad$ V
(d) Complete the complex CMOS gate below by adding the require NMOS transistors. Write the logic equation for the completed circuit (i.e. $\mathrm{Z}=$ ? )

(e) Write a COMPLETE (including module statement etc.) verilog module using BEHAVIOURAL code to implement an 10-to- 1 multiplexer (i.e. 10 input, 1 output and 4 select lines)
3. (5 points) A 2.0 V supply voltage, FIVE input CMOS NAND gate has transistors with the following characteristics: $\mathrm{W}_{\mathrm{P}}=2 \mathrm{um}, \mathrm{W}_{\mathrm{N}}=2 \mathrm{um}, \mathrm{L}=0.2 \mathrm{um}, \mathrm{k}_{\mathrm{p}}{ }^{\prime}=50 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{k}_{\mathrm{n}}{ }^{\prime}=100 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{T}}=0.5 \mathrm{~V}, \lambda=0$. Where $\mathrm{k}_{\mathrm{p}}{ }^{\prime}$ and $\mathrm{k}_{\mathrm{n}}{ }^{\prime}$ are the process gains and $\mathrm{W}_{\mathrm{P}}$ and $\mathrm{W}_{\mathrm{N}}$ are the transistor widths for PMOS and NMOS transistors respectively. If the gate has an output load capacitance of 0.1 pF and assuming all transistors are in saturation mode, calculate (a) worst case rising delay, (b) worst case falling delay, (c) resize the NMOS transistor widths (keeping all NMOS transistors with the same width) so that the worst case falling delay is equal to the worst case rising delay (d) calculate the dynamic power dissipation when the output is toggling at 100 MHz .
(a) $\qquad$ ns
(b) $\qquad$ ns
(c) $\qquad$ um
(d) $\qquad$ uW
$I_{d}=\frac{1}{2} k^{\prime} \frac{W}{L}\left(V_{g s}-V_{t}\right)^{2}\left(1-\lambda V_{d s}\right) \quad D=\frac{C V_{d d}}{2 I} \quad P=C V_{d d}{ }^{2} f$

