Department of Electronics
ELEC3500 Digital Design
Mid-Term Examination

Student Name $\qquad$
Student Number $\qquad$
R. Mason
answer all questions on the exam sheet provided, one $8.5 \times 11$ crib sheet allowed

1. (5 points) multiple choice, circle the BEST answer.
(a) A two input NAND gate with input values of "0" and "X" would have an output value of?
i) " 1 "
ii) " 0 "
iii) "X"
iv) "Z"
(b) Verilog code of the form always @(posedge c) could synthesize to:
i) a latch
ii) a flip-flop
iii) a pulse
iv) a clock
(c) Which of the following is true for a NMOS transistor?
i) turned on when input is logic 0
ii) good at pulling output to logic 0
iii) current decreases as gate voltage increases
iv) negative threshold voltage
(d) What is the typical output delay for a CMOS Inverter?
i) $\quad 100 \mathrm{ps}$
ii) $\quad 100 \mathrm{~ns}$
iii) 100 us
iv) 100 ms
(e) A verilog test bench has:
i) no timing statements
ii) most of the synthesizable blocks
iii) all chip input signals
iv) all of the structural verilog code
2. (10 points) Answer the following:
(a) Draw the expected output waveform for Q in the following circuit with the given signals for D and CLK (assume setup and hold times are 0).

(b) What does the following verilog code do? Is there anything wrong with this code?
```
input clk, rset;
output count, TC;
wire [3:0] count, TC;
always @(posedge clk or posedge rset)
begin
        if (rset) count = 0;
        else count <= count+1;
        TC <= & count;
end
```

(c) Why does a CMOS gate pull its output all the way to VDD (i.e. the supply voltage) for $\mathrm{V}_{\mathrm{OH}}$ ? Draw a CMOS inverter circuit to help explain this operation.
(d) Write the logic equation for the following circuit (i.e $\mathrm{F}=$ ?). What is the logic value of the output F when the A and B inputs are logic " 0 " and the C input is logic " 1 "?

(e) Draw a transistor level (i.e. TRANSISTORS ONLY, no gate symbols) circuit diagram showing a static CMOS latch using only inverters and transmission gates. The circuit should have two inputs (D and CLK) and one output (Q). The circuit should have 10 transistors (i.e. three inverters and two transmission gates). The latch should be in transparent mode (i.e. D input passes directly to Q output) when the CLK input in logic " 1 ".
3. (5 points) A 1.8 V supply voltage, THREE input CMOS NOR gate has transistors with the following characteristics: $\mathrm{W}=2 \mathrm{um}, \mathrm{L}=0.2 \mathrm{um}, \mathrm{k}_{\mathrm{p}}{ }^{\prime}=20 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{k}_{\mathrm{n}}{ }^{\prime}=60 \mathrm{uA} / \mathrm{V}^{2}, \mathrm{~V}_{\mathrm{T}}=0.5 \mathrm{~V}, \lambda=0$. Where $\mathrm{k}_{\mathrm{p}}{ }^{\prime}$ and $\mathrm{k}_{\mathrm{n}}{ }^{\prime}$ are the process gains for PMOS and NMOS transistors respectively. If the gate has an output load capacitance of 0.1 pF and assuming all transistors are in saturation mode, estimate (a) worst case rising delay, (b) worst case falling delay, (c) best case rising delay, (d) best case falling delay, (e) dynamic power dissipation when the output is toggling at 10 MHz .
(a) $\qquad$ ns
(b) $\qquad$ ns
(c) $\qquad$ ns
(d) $\qquad$ ns
(e) $\qquad$ uW
$I_{d}=\frac{1}{2} k^{\prime} \frac{W}{L}\left(V_{g s}-V_{t}\right)^{2}\left(1-\lambda V_{d s}\right) \quad D=\frac{C V_{d d}}{2 I} \quad P=C V_{d d}{ }^{2} f$

