

Assignment 1  
**ELE-350: Digital Electronics**  
Department of Electronics, Carleton University  
Maitham Shams

Name: \_\_\_\_\_

ID: \_\_\_\_\_

- 
1. Given the data in the following table for an NMOS transistor with  $k' = 20 \mu A/V^2$ , calculate  $V_{TO}$ ,  $\lambda$ ,  $\gamma$ ,  $2|\phi_f|$ , and  $W/L$ . Use long-channel transistor models. <sup>1</sup>


	$V_{GS}$ (V)	$V_{DS}$ (V)	$V_{BS}$ (V)	$I_D$ ( $\mu A$ )
1	3	5	0	1210
2	5	5	0	4410
3	5	10	0	5292
4	5	5	-2	3265
5	5	5	-5	2381

---

<sup>1</sup>Answer:  $V_{TO} = 0.80$  V,  $\lambda = 0.05$  1/V,  $\gamma = 0.7$  V<sup>0.5</sup>,  $2|\phi_f| = 0.6$  V, and  $W/L = 20$ .

2. For the following NMOS inverter circuit, assume  $V_{DD}=5$  V,  $R=75$  k $\Omega$ ,  $W/L=3.6/1.2$ , and  $C=3$  pF. Use the following data for an NMOS transistor:  $V_{TO}=0.743$  V,  $k' = 19.6 \times 10^{-6}$  A/V<sup>2</sup>, and  $\lambda=0.06$  V<sup>-1</sup>. See the answers. <sup>2 3 4 5</sup>

- Discuss qualitatively why this circuit behaves as an inverter.
- Find  $V_{OH}$  and  $V_{OL}$ .
- Calculate  $t_{plh}$  (falling delay  $D_f$ ),  $t_{phl}$  (rising delay  $D_r$ ), and  $t_p$  (average delay  $D$ ).
- Are the rising and falling delays equal? Why?
- Calculate the static power dissipation for: (i)  $V_{in}=0$  V and (ii)  $V_{in}=5$  V.
- Calculate the dynamic power dissipation assuming that the gate is clocked as fast as possible.



<sup>2</sup>Answer (b):  $V_{OH}=5$  V and  $V_{OL}=0.26$  V.

<sup>3</sup>Answer (c):  $D_f=155$  ns,  $D_r=13.6$  ns, and  $D=84.4$  ns.

<sup>4</sup>Answer (e): 0 and 0.316 mW.

<sup>5</sup>Answer (f): 0.42 mW.