
Custom Circuit Design








Cell-Based Design (Standard Cell)

Popular Approach

Cells custom designed and verified only once

Reduce implementation effort by reusing limited number of cells in library

What to include in a cell library ???



Some libraries provide large cells to ensure high driving capabilities; this detrimental to area and power

Alternatively, some other libraries provide different versions of each cell, with small, medium, and large driving capacity

Documentation

- -Function
- -Size & terminals
- -Delay and power in terms of load capacitance and
 - input rise and fall times

Cell Library

MUX NOR

Counter

Full-Adder

NAND

Encoder

XOR


Decoder

Comparator





Layout of a Cell-Library CMOS Logic Gate








Macrocell Design Methodology

Taking advantage of regular structures like PLAs, memories, adders, and multipliers

Macrocell generator is parameterizable and produces an optimized layout of a module

Last step is placement and Routing such chip area is optimized







Masked Gate Arrays

Polysilicon Programmable gate arrays reduce design and manufacturing processing **Jncommitted Cell PMOS** Metal time in expense of lower performance, VDD integration density, and higher power **Possible** Contact Row of uncommitted **GND** cells **NMOS** Routing Channel In1 In2 In3 In4 **Committed Cell V**DD GND Gate **Arrays** Prediffused wafers that only Out require metallization steps Sea-of-Gates





Programmable Logic Devices

Fuse-Based preprocessed die programmed (once only) in field

Prewired arrays with no need for dedicated manufacturing steps


PLA

Programmable OR Array


Programmable AND Array

Flexible to implement arbitrary functions in sum-of-product

PROM



PAL




Trade flexibility for density and performance, compared to PLA

- Solid circles indicate fixed connection
- Hollow circles indicates programmable connection






Field Programmable Gate Arrays (FPGA)







Configurable Logic Blocks (CLB)




Courtesy of Xilinx





ASIC Design Flow








Economics of ASICs

Total part cost = fixed part cost + variable cost per part * volume of parts




Analysis from "Application-Specific Integrated Circuits" by M. Smith, Addison-Wesley, 1997






Module Generators Compiled Datapath



Advantages: One-dimensional placement/routing problem













Erasable PLD








Interconnect







A Profit Model







Price per gate figures

