

Estimating Effective Resistances in CMOS circuits

Let's simplify a transistor by converting it into an effective resistance (Reff)

Try to coax it into an expression that looks like $V=IR$ or $I = V/R$ and isolate terms to find R

But in charging or discharging a transistor, we go from cutoff \rightarrow saturation \rightarrow linear \rightarrow cutoff

Cutoff $I_{ds} = 0$

Linear

$$I_{ds} = W/L * (\mu_{e_{OX}}/t_{OX}) [(V_{gs} - V_t)V_{ds} - 0.5 V_{ds}^2]$$

Often insignificant

$$I_{ds} = W/L * K * V_{ds}$$

$$\text{Where } K = (V_{DD} - V_t) \mu_{e_{OX}} / t_{OX}$$

$$I_{ds} = 1/R (V_{ds})$$

Electron or Hole Mobility


$$R = 1/K * L/W$$

depending on whether charging or discharging

Saturation $I_{ds} = W/L * (\mu_{e_{OX}}/t_{OX}) * 0.5 * [(V_{gs} - V_t)^2 (1 - \lambda * V_{ds})]$


Note that an R does not make as much sense in saturation.

In Saturation, there is a relatively high I, but it is independent of V.



Since $R_{sat} = dV/dI$ it has a very HIGH instantaneous resistance.

$$R_{sat} \gg R_{linear}$$



When discharging, the PMOS path is in cutoff, when charging the NMOS path is cutoff.

