

# Delay of a Digital Gate


Fundamentally, In ALL cases:  $D = C * V_{swing} / I$

Unit Check:

$$C [\text{Farad}] = Q [\text{coulomb}] / V [\text{volt}]$$

$$I [\text{Amp}] = Q [\text{coulomb}] / t [\text{sec}]$$

$$D [\text{sec}] = CV/I = \frac{\text{coulomb} * \text{volt} * \text{sec}}{\text{volt} * \text{coulomb}}$$



Now then, if only we had a constant current source and a constant capacitance it would be trivial to calculate delay.



BUT: Current (I) is a nonlinear function of a bunch of variables. AND, All the capacitances are voltage dependent.

Cutoff  $I_{ds} = 0$

Linear  $I_{ds} = W/L * (\mu_{e_{ox}} / t_{ox}) [(V_{gs} - V_t)V_{ds} - 0.5 V_{ds}^2]$

Saturation  $I_{ds} = W/L * (\mu_{e_{ox}} / t_{ox}) * 0.5 * [(V_{gs} - V_t)^2 (1 - \lambda V_{ds})]$


Even these are highly simplified models...




We also have even more complicated models for the voltage dependent capacitances!

## A SPICE simulator is great for solving all of those detailed equations. We want a simpler way!

In digital circuits, we are always doing the same thing... Vgs is a step function from 0 to VDD or VDD to 0. What does the output look like?




When we simulate it, we get lucky – the output LOOKS A LOT LIKE a resistor charging a constant capacitor!!!



From RC circuit theory we know that the delay to reach 1/2 Vout is:

$$D = 0.69 RC$$



In the digital world, this is called the propagation delay from low to high (tplh)

$$D = CV/I \quad \text{Recall: } R = V/I$$

If we 'pretend' that there is a constant resistance and capacitance:

$$tplh = 0.69 * C_{total} * R_{effective}$$


So, the question becomes, what are the values for Ctotal and Reffective?

Remember, we introduced these mythical terms to get rid of the complex models. If you REALLY felt the urge you could try to work out Ctotal and Reff but it would be a losing battle. You would need to know the operating mode of the transistors to estimate the instantaneous capacitance and resistance, but the operating modes swing wildly! That's what spice is for.

It is much easier to develop heuristics (rules of thumb) about how the Capacitance and Resistance change with common circuit parameters. You can run a simulation to get the delay (either tphi or tphi), and from there get the effective RC constant of the circuit.

## Estimating Average Capacitances in CMOS circuits

For a particular transistor there are 2 capacitances of interest, the gate (Cg) and drain (Cd).



Cg can be estimated as:

$$C_g = W * L * C_{ox} \quad \text{where } C_{ox} = \text{the capacitance per unit area}$$

Cd is dependent on the layout of the drain but is also proportional to the width.

$$C_d \sim W * C_j \quad \text{where } C_j = \text{the junction capacitance per unit width of the drain}$$


Note: This is simplified from what you might see elsewhere.

In many situations it is useful to define some base values of Capacitances (and Resistances) relative to the smallest transistor available.


$C_{g_{min}}$  : The gate capacitance of a minimum sized transistor in a technology (eg. W=220um, L=180um in 0.18um TSMC)

$C_{d_{min}}$  : The drain capacitance of a minimum sized transistor in a technology (eg. W=220um in 0.18um TSMC)

Inside a gate, when we put the transistors together in a CMOS configuration, the individual capacitances can add together.



Then when we put GATES together we get intrinsic, input AND wiring capacitances added together



ASSUME:

- All NMOS are minimum sized.
- All PMOS are 2x min width, min length.
- Unit wiring capacitance is  $0.2 * C_{gmin} / \text{um}$
- $C_{dmin} = C_{gmin} / 4$
- The highlighted net is 4 um long.

Example: What is the total capacitance on the highlighted net, in terms of  $C_{gmin}$ ?

$$C_{net} = C_{inta} + C_{inb} + C_{inc} + C_{wire}$$

$$= (C_{dmin} + 2C_{dmin}) + (C_{gmin} + 2C_{gmin}) + (C_{gmin} + 2C_{gmin}) + 4 * 0.2 * C_{gmin}$$

$$= 0.75 C_{gmin} + 6 C_{gmin} + 0.8 C_{gmin}$$

$$= 7.55 C_{gmin}$$

Example:

The data sheets for a standard cell inverter specify that it has an input capacitance of 6 fF and output capacitance of 3fF. From some clever reverse engineering you've figured out that the PMOS is 2.200um/0.180um and NMOS is 1.180um/0.180 um. Minimum gate length is 0.18 um, width is 0.22um.

What is  $C_{gmin}$  and  $C_{dmin}$ ?

$$C_{in} = C_{gpmos} + C_{gnmos} \quad C_{out} = C_{int} = C_{dpms} + C_{dnms}$$

$$6\text{fF} = 10x C_{gmin} + (1180/220) C_{gmin} \quad 3\text{fF} = 10 C_{dmin} + (1180/220) C_{dmin}$$

$$6\text{fF} = 18.18 C_{gmin} \quad C_{dmin} = 0.165\text{fF}$$

$$C_{gmin} = 0.330\text{fF}$$

Conclusion:

- When referring to digital gates, we simplify capacitances in terms of an input ( $C_{in}$ ) and output/intrinsic capacitance ( $C_{int}$ ).
- Given relative transistor sizing in a system, you should be able to determine the capacitance on each net in terms of  $C_{gmin}$  and  $C_{dmin}$ .

## Estimating Effective Resistances in CMOS circuits

Let's simplify a transistor by converting it into an effective resistance ( $R_{eff}$ )  
 Try to coax it into an expression that looks like  $V=IR$  or  $I = V/R$  and isolate terms to find R  
 But in charging or discharging a transistor, we go from cutoff -> saturation -> linear -> cutoff

**Cutoff**  $I_{ds} = 0$

**Linear**  $I_{ds} = W/L * (\mu_{e_{ox}} / t_{ox}) [(V_{gs} - V_t)V_{ds} - 0.5 V_{ds}^2]$  Often insignificant


$I_{ds} = W/L * K * V_{ds}$  Where  $K = (V_{DD} - V_t) \mu_{e_{ox}} / t_{ox}$

$I_{ds} = 1/R * (V_{ds})$  Electron or Hole Mobility depending on whether charging or discharging


$R = 1/K * L/W$

**Saturation**  $I_{ds} = W/L * (\mu_{e_{ox}} / t_{ox}) * 0.5 * [(V_{gs} - V_t)^2 (1 - \lambda V_{ds})]$


Note that an R does not make as much sense in saturation. In Saturation, there is a relatively high I, but it is independent of V.



Since  $R_{sat} = dV/dI$  it has a very HIGH instantaneous resistance.




When discharging, the PMOS path is in cutoff, when charging the NMOS path is cutoff.



## Modelling Complex CMOS gates

Replace each transistor with its equivalent resistance and simplify the resistor network down to one  $R_{eff}$  resistance.



\* Assumes all transistors are the same size.

As with the capacitances, it is useful to define a baseline  $R_{nmin}$  and  $R_{pmin}$   
 $R_{pmin}$  : Resistance of a minimum W/L PMOS in a technology  
 $R_{nmin}$  : Resistance of a minimum W/L NMOS in a technology  
 Beware: These are MAXIMUM channel resistances. Increasing the width beyond the minimum will lower resistance.

Example: For a given inverter, you know the total load  $C_{total} = 4\text{fF}$ .

Detailed SPICE simulations reveal that  $t_{phi} = 60\text{ps}$  and  $t_{phi} = 118\text{ps}$ . The W/L ratio of the NMOS is 220nm/180nm and is minimum size. The W/L ratio of the PMOS is 360nm/180nm

Determine the  $R_{eff}$  of the PMOS and NMOS. Also determine  $R_{pmin}$  and  $R_{nmin}$

$$t_{phi} = 0.69 R_{pms} C_{total} \quad t_{phi} = 0.69 R_{nms} C_{total}$$

$$R_{pms} = 118\text{ps} / 0.69 * 4\text{fF} = 42.75\text{k Ohm} \quad R_{nms} = 60\text{ps} / 0.69 * 4\text{fF} = 21.74\text{k Ohm}$$


Minimum width is 220nm

$$360/220 = R_{pmin}/42.75\text{k} \quad \text{Since this is already minimum sized, } R_{nmin} = 21.74\text{k Ohm}$$

$$R_{pmin} = 69.95\text{k}$$


## Things we are not taking into account

1) In complex gates there are all of the intermediate drain capacitances which may need to be charged and discharged. We do include them in the Ctotal capacitances directly on the output node by including them in Ctotal. The others are hard to account for in most cases. See Elmore's delay model for a good approximation.



2) The approximation that  $D = 0.69 R_{eff} C_{total}$  assumes a step input. For slightly sloped inputs ( $t_r$  or  $t_f < 1/2 D$ ) it is still a good approximation.

3) In gates other than an inverter, we don't have full  $V_{gs} = V_{DD}$  or  $-V_{DD}$



4) For the same reason as above, since the bulk to source voltage  $\neq 0$ , the effective threshold voltage ( $V_{th}$ ) changes

5) We use first order model approximations to get  $R_{eff}$ . This does not account for the non-linearities.

## Conclusion

Given an arbitrary CMOS circuit with arbitrary transistor sizes, you should be able to determine the simplified RC delay in terms of  $C_{gmin}$ ,  $C_{dmin}$ ,  $R_{pmin}$ ,  $R_{nmin}$ . Given either technology constants or simulation results, you should be able to determine  $C_{gmin}$ ,  $C_{dmin}$ ,  $R_{pmin}$  and  $R_{nmin}$ .

