


Delay = 4 Full Adders + regular cleanup adder

## Multipliers Intro



Output width is width of A + width of B

If the multiplier is implemented with CSA adders it is a 'Wallace Tree'

Signed Multipliers: Sign extend and remove extra logic

