



What is the clearest way to describe a

Verilog For Synthesis¹

What is the clearest way to describe a circuit

Differential encoding

1. In words:

- If both inputs are 1, change both outputs.
- If one input is 1 change an output as follows: If the previous outputs are equal change the output with input 0; If the previous outputs are unequal change the output with input 1.
- If both inputs are 0, change nothing.
- 2. With equations:
 - $Iout = (\overline{I \oplus Q})(I \oplus Iprev + (I \oplus Q)(Q \oplus Qprev))$ $Qout = (\overline{I \oplus Q})(Q \oplus Qprev + (I \oplus Q)(I \oplus Iprev))$
- 3. By a schematic; does not give much insight.
- 4. By tables; two forms are shown. An output vs. input table. An output-change vs. input table.

Which representation would you choose?





10 **-** Δ

1. File Ver1SynO.fm

10 01 11 10 00

Iout,Qout





Developed for Simulation, Used for

Developed for Simulation, Used for Synthesis

Verilog was developed as an input language for simulation. In one sense a compiling for simulation is a construction of a logic circuit. It yields a digital machine that gives the right outputs. However it is not an implementation people normally want for synthesis.

The development costs of implementing logic in a microcomputer are much smaller than other methods. Furthermore simple microcontrollers are produced in such quantity that one must produce many millions of a specialized chip to beat their cost. Thus one will normally only do custom logic to gain speed, reduce size, or reduce power. However, if the extra design costs can be justified, one can gain one to three orders of magnitude in speed. size or power by custom logic design.

The implementation for a circuit compiled for simulation is quite different from the implementation for a custom chip. In simulation all intermediate results are saved in memory or an internal register. For a circuit, this practice would waste memory and would slow down the circuit, because each save represents a clock cycle. A compiler for synthesis must remove all unnecessary saves. This is fairly difficult.

Also, when running the logic in simulation, only one logic operation is done at a time in the computer. This is because the computer normally has only one arithmetic-logic unit (ALU). A compilation for synthesis will want to generate parallel hardware. However the change from serial to parallel operations is normally easy.

In summary, although they use the same Verilog input, synthesis is a different, and harder job than simulation.

The Synthesis Subset of Verilog

Not all Verilog commands synthesize easily. For example initial initializing variables) is easy to do in a program where all variables are stored. However in hardware only variables stored in flip-flops are easy to initialize. For this reason only a subset of Verilog is synthesizable. These notes will concentrate on that subset.



Two Purposes: Simulation and Synthesis



Verilog For Synthesis =

Lexicography

Lexicography

Character Set

No hyphen is allowed

There are escaped identifiers which are- \<any ascii characters except white space><white space>. Thus **#ba** is a legal name but **#ba**, is not. However **#ba**, is all right. The white space placement is critical. This feature is useful for asserted low variables like **reset**, that is "reset when low."

Comments

Sometimes /* . . . */ is used to put a comment in the middle of a line of code.

1.• PROBLEMS¹

Which of the following are valid?

OK\$ OK_flip OK#flop OK\$latch _OK \$OK __All_Right_ 23OK June-Bug /* Comment out code assign _OK= a|b; /* "|" is a logic OR */ assign Fill=_OK & c; End of removed code */ assign x = /* If y is over 3 or the gastric resonance will overflow the bedorfulls! */ y + bedorfull;

^{1.} The bad tokens are OK#flop, \$OK, 23OK and June-Bug. The nested comment will fail, but the two line statement with an embedded comment is all right. Note a statement ends when a semicolon is reached. A new line does not end a statement.



Statements

 End of Statement is a ";" 	assign $Long_Count = A + B + C + D + E$
Returns usually do not	+ F + G + H + I + J;
matter.	assign X=1, Y=2, Z=3;
 Multiple statements of the same kind can be grouped, and separated by commas. 	5'b10111; //5 bits, binary value 10111.
Data Values	5'd23; //5 bits, decimal value 23
<u>Constants</u>	5'h17; //5bit, hex value 17
Specified by number of bits and value.	wire [3:0] tom, dick;
Integer values are truncated to fit variable size.	assign tom=23; // is the same value as assign dick=4'b0111;
<u>Strings</u>	
Store in reg, 8 bits per character.	<pre>reg [8*5:1] hi; initial hi = `Hello';</pre>
Treated like any other number.	
Parameters Values used during compilation but not	parameter n=4; reg [n-1:0] tom, dick, harry;
synthesized or simulated.	Run_state = 2, finish_state = 3;

Printed; 09/09/03 Modified; Tuesday, September 09, 2003 Department of Electronics, Carleton University © John Knight Slide 4 Vrlgs p. 7

Г

Verilog For Synthesis -

Data Values

Data Values

Strings



Parameters

Can give states meaningful names instead of digits. Alternately use the macro definition `define:

`define Reset_state = 0, state_B = 1, Run_state = 2, finish_state = 3;

Add a backquote when using a macro i.e. if (state == `Run_state)

2.• PROBLEMS

2.º I RODLEMS	ASCII
Continuation lines	'A'=8'h41
how do you make them?	'B'=8'h42
Binary representation of Constants	'C'=8'h43
4'b10 gives ?	'D'=8'h44
4'd10 gives ?	
reg [8:0] A; initial A=16; gives ?	'J'=8'h4a
reg [8:0] B, C; initial	
begin	
B = 'B'; gives?	
C = B+1; gives?	
end	





Verilog Data Types

Verilog Data Types

<u>Wires</u>

These always correspond to a wire or a bus of wires in a circuit.

Unfortunately reg may also correspond to wires.

However wires never store. They just transfer inputs to outputs.

Note the "dimension" of the bus (vector) comes before the name of the bus.

Reg

These correspond to variables in the C language. In Verilog for simulation they are always stored.

In synthesis the compiler will generate latches or flip-flops for them. However if it can be sure their output does not need to be stored it will synthesise them into wires. It can be sure they do not have to store if their outputs is based only on their present inputs.

Rule for reg and wire.

A variable is declared type **reg** if it appears on the left hand side of an equal sign in a procedure. A procedure starts with the word **always** or **initial**.

A variable is declared of type wire if it appears on the left side of an equal sign in structural code. Structual code statements start with the word **assign**.

3.• PROBLEMS

reg [3:0] AA; always . . .

AA=15; // Will AA synthesize into wires, flip-flops, or latches?¹

wire [7:0] BB; assign BB = AA + BB; // Will this statement generate storage?

1. Clearly AA does not need to be stored since it is always a constant. Just hard wire it to four 1s.

The second statement will not generate storage because wire variables are never stored. The statement is an asynchronous feedback loop where BB keeps incrementing by 15 continuously. No working circuit like that could ever be synthesized.





Data Types

Data Types

Integers

Integers do not synthesize to physical hardware, unless they are synthesized as power and ground connections as shown.

Beware; integers are the only two's complement numbers in Verilog. Recall -1 as bit vector is all ones. Thusassign B = -1; // would put a value of 255 in B. since on the slide B is defined with eight bits.

Vectors

Conventionally arrays are dimensioned [7:0] (left down to right) so the most-significant bit of an 8-bit bus is number 7. One can go [0:7] or [8:1] or [1:8] or even [15:8] if one wishes.

<u>Array</u>

The example shows a **reg** array which is far the most common.

However wire arrays can be made.

Verilog is very restrictive for arrays. Their is little programming convenience in using them. The advantage of arrays is in specifying embedded RAM. Arrays must be accessed like a memory, that is only one word at a time.

reg [7:0] memry [0:1023]; //Storage

// One can only get at rows of the array directly. Define a vector to extract bits.
reg [7:0] Mem Word; //Not storage

Mem Word = memry [997];

Problems: what are the bit patterns?



hex	
8'ha	5
=1010_	0110





Operators, General

Operators, General

Unary operators

They are:

~, !, sometimes - or + as in -2 or +3, and in one sense the reduction operators (next slide).

Ternary operator

The only one is: r = s ? t : u

_ 5 . t . u

One can see binary operators are by far the most common.

1

^{1.} Foot note for the previous page: reg [5:7] H; initial H=8'ha6 gives H=110. The numbers do not care what subscripts you put on their bits.



Operators	
<u>Arithmetic</u>	 Modulus and division are for test benches only. Not for synthesis.
+, -, * % (modulus) / (divide)	12%5 ==> 2
<u>Relational</u> <, <=, >, >=, == != <u>Logical</u> ! (not), &&,	 Logical: The whole variable is treated as false (0) zero, or true (1) for anything but zero. 27 && -3 ==> 1 27 && 0 ==> 0 A 33 ==> 1 (for any A)
<u>Shift</u> A<<3 B>>1	 Shift A left 3 bits and zero fill Shift B right 1 place and zero fill
<u>Bitwise</u> ~(not),	 Bit-by-Bit operations between two variables. 5'b11001 ^ 5'b01101 ==> 5'b10100 5'b11001 & 5'b01101 ==> 5'b01001
<u>Reduction</u> &, ~&, │, ~│, ^(xor), ~^ or ^~	 Reduction: Between the bits of one variable. & 5'b01101 ==> 0 ^ 5'b01101 ==> 1
Concatenation { } Conditional (coordition)? if trues if folges	 Concatenate: wire [2:1] A, wire [3:1] B; wire [5:1] C; C={A, B};
(condition) / if true: if faise;	 Conditional: // Increment A if C==D, else decrement A. assign newA = (C==D) ? A+1 : A-1:

Printed; 09/09/03 Modified; Tuesday, September 09, 2003 Department of Electronics, Carleton University © John Knight Slide 8 Vrlgs p. 15

Verilog For Synthesis -

Operators, General

Operators

modulus

a%b is the remainder of a/b. 7%3=> 1, 13%15 => 13

Other Operators

<u>Replication</u>; A useful operation not mentioned above.

Concatenation of n copies of the same thing can be written {n{X}} instead of {X,X,X,...X} Thus to fill an 8-bit word Z with 8 copies of the least-significant bit of word W, use: wire [7:0] W, Z; assign Z = {8{W[1]};

4.• PROBLEMS

reg [2:0] A, B; initial begin A=3'b111; B=3'b101; end

To what value would the following expressions evaluate?

a) A && B;

- b) A & B;
- c) & A;
- d) & B;
- e) B>>1
- f) B<<2
- g) {**A**,B}
- h) (A~[^]B) = = (B[^]~A)

Note on assign newA = (C==D) ? A+1 : A-1; Assigning the left side to a right side containing the sam

Assigning the left side to a right side containing the same variable, like "assign A=A+1;", will cause a loop continuously incrementing A.







Modules

Verilog Structure

module

//and

endmodule



endmodule

endmodule

Modules can contain invoke another module. On the slide, module *two-gates* invokes module *gate* twice. Once as gate_1 and once as gate_2.

These are called two different *instances* of *gate*. Instances are not recursive.

5.• **PROBLEM,:** complete the module using submodules

All statements in Verilog are contained between:

Modules cannot contain another module's definition.



endmodule

^{1.} Module interconnections default to type Scalar wir. However making a wir declaration reminds you check the defaults are correct.



A Hierarchy of Modules

The main module is the test_bench

- It generates all signals to feed the module, like the clk.
- It likely prints out the outputs (not shown here).
- It is never synthesized. It is only simulated.
- It drives the simulation of the other modules before synthesis.
- Then they are synthesized into gates
- Then it drives a check simulation on the synthesized gates.

The top module

- · Is the top of the synthesized code.
- It often collects the other module invocations.
- The chip I/O signals pass thru top.

The other modules

· They collect at the bottom

A=1; B=0; end always #25 clk=~clk; top top1(Z, A,B,clk); endmodule module top(Z, A,B,clk); input A,B,clk; Output Z; gate g1(G,A,B,clk) two gates g2(Z, clk,A,G); endmodule module module two-gates

module test bench;

initial begin

reg clk, A, B, Z;

clk=0;

Printed; 09/09/03 Modified; Tuesday, September 09, 2003

Verilog For Synthesis -

Module Hierarchy

Common hierarchy

one module definition.

Another hierarchy

differently.

6.• PROBLEM

Department of Electronics, Carleton University © John Knight

gate

Slide 10

Vrlgs p. 19



Printed; 09/09/03 Modified; September 9, 2003





Structural vs Procedural Verilog

Structural vs Procedural Verilog

Structural Verilog

Structural Verilog code looks like a *netlist*, a textual description of the schematic.

Structural code is written with some combination of :

- assign statements as is shown, and/or
- interconnections of modules.

Statement order in the code has no more meaning than where on the page one puts a schematic symbol.

Procedural Verilog

The Verilog code looks much like c code. Procedures always start with **initial**, or

always.

Initial procedures start at time = 0, run sequentially through the statements in the procedure block. **Always** procedures start at time = $0.^1$ They run sequentially through the block. However at the end of the block they come back and run through the block again. That is the reason for the word "always."

Memory

When running a computer, one has huge amounts of dynamic RAM but little parallel calculation ability. Thus all calculation results are stored. When running logic there is a large amount of parallel computation ability, but storage is in expensive flip-flops.

^{1.} However they can be combined with an @(some_time) statement which starts them later.





Verilog For Synthesis -

Two Paradigms for Synthesis

Two Paradigms for Synthesis

Structual code

Structual code is like a schematic in words. It is easy for the computer to converted it to hardware. However a large program of structural code is hard to write and hard to read.

Procedural code

This code is easier to write. The problem is computers have much memory and only one arithmetic logic unit. Thus they tend to store all intermediate results. One would expect to store C in:

C = A & B;

 $F = C \wedge E;$

In hardware one can have plenty of extra gates, and one would feed the output of the AND directly into the XOR.

The compiler must decide when to insert storage and when not to. This can get complicated.



Two ways to write procedural code



Verilog For Synthesis -

Structural vs Procedural Verilog (cont.)

Structural vs Procedural Verilog (cont.)

The procedure must evaluate all four Q values each time it is run through. If it does not then it must maintain the old values calculated at some earlier time.

One can remove the need for latches by adding one statement to the code on the slide.

always @ ... // Start of procedure

Q=4b0000; // Statement to add

case(y)
2'b00: Q[0]=1;
2'b01: Q[1]=1;
2'b10: Q[2]=1;
2'b11: Q[3]=1;
endcase

<u>Without</u> Q=4'b0000;

Here only one-of-four Q values is calculated so three latches are needed on any pass through. Four since a different three are needed on different passes.

<u>With</u> Q=4'b0000;

Here all four Qs are calculated each time the procedure is run. This will synthesize to a circuit without latches that will give the same result as if the procedure was executed in C code.

7.• PROBLEMS

- a. Write a code segment for a 2-bit to one-of-4 decoder which includes the statements: reg [3:0] Q; Q=4'b0000; Q[y]=1;
- b. Write a code segment, for a 4-output demux, in procedural Verilog. It will look very much like the 2-to-4 decoder.

PROBLEMS CONTINUED NEXT COMMENT PAGE







Procedural vs Structural

Procedural vs Structural

Procedural Synthesis is Harder

- Compilers generate code for hardware which: - runs one instruction at a time.
 - latches every result.
- Hard to compile into a machine which:
 - runs many operations in parallel.
 - continuously calculates parallel results.
 - can feed the results of one calculation directly into another without storing.
- Hardware memory is flip-flops and is expensive.
 - A synthesizer must avoid using much of the storage a compiler would tend to put in.

7.• PROBLEMS (CONT)

- c. Write it in structual code using the replicate operator. See "replication" on page 16 assign $Q = \{4\{x\}\} \& \{y[0]\&y[1], \ldots\}$
- d. Does this code segment require the synthesizer to generate storage?

```
reg [3:0] Q;
wire [1:0] y;
always @ (y)
    case (y)
    2'b00: Q[0]=1; Q[3:1]=3'b000;
    2'b01: Q[1]=1; Q[0]=0; Q[3:2]=2'b00;
    2'b10: Q[2]=1; Q[3]=0; Q[2:1]=2'b00;
    2'b11: Q[3]=1; Q[2:0]=3'b000;
endcase
```



A Verilog Procedure

A Verilog Procedure Starts with always or initial. always@(some condition) always initial begin begin begin Statements including Statements inc'd Statements inc'd if if if case case case for for for while while while end end end · begin and end bracket the procedure. initial is not synthesizable and is used for test benches. type reg always without @ condition, is normally only used in test w = a+ c; benches. Variables on the left-hand side should be of type reg, or at least not of type wir. Slide 15 Printed; 09/09/03 Department of Electronics, Carleton University Modified; Tuesday, September 09, 2003 © John Knight Vrlgs p. 29

Verilog For Synthesis -

Verilog Procedures

Verilog Procedures

Commands only Usable Inside a Procedure

for while forever repeat disable if...else...elseif case, casex, casez

Procedures run Concurrently

Several or all of the procedures may be active at the same time, just as different parts of a logic circuit can execute at the same time. Being active here means changing values.

Only "always@" is Synthesizable, not "always".

always without an @ condition repeats continuously. It is an infinite loop with no delay between loops. It is tamed in simulation by placing delays inside the procedure, but one cannot synthesize numerical delays. One can place the @ command as a separate statement inside the procedure. See "Time In Verilog" on page 37.





Procedure as Blocks in a Circuit

Procedure as Blocks in a Circuit

Procedures are less formally denoted than in many languages. In hardware, the whole procedure is a block of circuitry..





Modified; Tuesday, September 09, 2003

© John Knight

Vrlgs p. 33

Verilog For Synthesis -

Avoid Unnecessary Latches

Avoid Unnecessary Latches

To avoid unnecessary latches, one must code carefully.

One of the rules, illustrated above, is:-

Every time one executes a procedure all of the variables defined anywhere in the procedure must be calculated. Otherwise latches will be generated.

8.• PROBLEMS:

Assuming the following statements are alone inside a procedure,¹ will they generate latches?

- a) if (a>1) y=1; else y=0;
- b) if (a = = 3) x=1; else y=1;
- c) if (a) begin x=1; y=1; end // else do nothing
- d) if (a) begin x=0; y=0; end
- else begin x=1; y=1; end
 e) x=1; y=1;
 - if (a) x=0; else y=0;

^{1.} For those who know about the trigger list, assume it is @(a).





Writing Procedural Code Without Latches

Writing Procedural Code Without Latches

Eliminating Latches

Let the inputs to a combinational logic block be held by latches, flip flops, or by input switches. Then the outputs only change if an input(s) change.

To duplicate the behaviour of a combinational block with sequential code, one need only be sure the outputs are reevaluated every time any input changes. Then nothing needs to be stored inside the combinational block.



All outputs must be evaluated on all paths.

If the procedure has several paths, every path must evaluate all

outputs. Otherwise latches must be inserted to hold the previous values of those unevaluated outputs.

Methods

Method 1:

Set all outputs to some value at the start of the procedure.

Later on different values can overwrite those values. In simulation, with delays, one could get glitches by doing this. For synthesis one does not use delays within procedures and the glitches are at worst 0 ns. The synthesizer will take out the extra "writes" during logic minimization.

Method 2:

Be sure every branch of every *if* and *case* generate every output.

This is usually a lot more work for the coder. The synthesizer can handle either method.





Time in Verilog

The difference between wait and @

In some cases edge and level triggered act the same. In some places they are not.

wait (x) //will trigger if x starts out high. It will continuously trigger if x stays high.

@(posedge x) //will need an edge.

<u>A common reset problem</u>
Reset generation in test bench. initial begin reset=1; #1 reset=0; end
Possible reset implementations inside flip-flops always @(posedge reset) Q=0; //will not reset.
always wait (reset) Q1=0; //This will reset, but wait causes an infinite loop (see below). Better make your test-bench reset-pulse a true pulse rather than a step. <u>An infinite loop</u>
<pre>always begin wait(!reset) x=1; // As soon as reset goes low, this is a zero delay loop. end // This will stop a simulator from advancing the simulation</pre>

Time in Verilog



Two procedure types: initial always	
a_1ways	Initial
always must explicitly state <u>when</u> in will be executed	begin t=0 clk =0; t=0 #5 A=1; t=5 #5 B=0; t=10
1. Initial Starts running at t=0. Continues until told to stop.	end // end after 10 units.
 Initial is not synthesizable Used mainly for test-benches. 	<pre>//Common test-bench clock. initial clk=0; closere #50 clk clk</pre>
3. Initializes test bench variables	aiways #50 CIK=~CIK;
4. Simulation must have an initial procedure that ends with \$finish	Initial #5000 a=1; #5000 \$finish; // Simulation will run t=0 to 10,000.

Modified; Tuesday, September 09, 2003

© John Knight

Vrlgs p. 39

Verilog For Synthesis -

Procedure Timing

Procedure Timing

Multiple Procedures

One may have many initials procedures all running in parallel. They all start at time t=0.

<u>\$finish</u>

\$finish ends the simulation. Without it one must manually abort the simulator.

9.• **PROBLEMS:**

- a. How long will the simulation run?
- b. When will the value of bb change?





Procedure Timing

Procedure Timing

Multiple Procedures

One may have many always procedures all running in parallel. Typically they start on the same clock edge.

<u>always wait</u>

```
always @(. . .) is commonly used. However
always wait can be useful in test benches. Also one can have several @ checks inside an always loop.
always @(a)
#5 x= ...;
@(b)
```

An alternate clock loop

This uses a forever loop which can only be used inside a procedure.

initial
 begin
 clk=0;
 forever #5 clk=~clk;
 end



Printed; 09/09/03 /lodified; Tuesday, September 09, 2003	Department of Electronics, Carleton University © John Knight	Slide 22 Vrlgs p. 43
Brintod: 00/00/02	Department of Electronics, Codoton University	Slide 22

Procedure Timing