

1.0 Design of an Integrated Multiplier

This is a sample design done by Gord Allan.

The design is a two's complement multiplier.


Gord's files allow a choice of two cell libraries and several types of multiply.

We will choose the VST cells and a "sign-extension" multiply for this lab

The design directories with sample files are built using a shell script (comand file, batch file) **instal**.

1.1 The Design Directories and Files

FIGURE 1 Directory structure built by **instal**. Crossed out files are not used in 4708.



1.2 Verilog Source

The code is modular and hierarctical.

Sections of code which are likely to be independently reused, are put in seperate files.

These files are coupled together by ``include` comands

These copy the text from the other file into the file with the include statement.

Thus for the compiler, it looks like all the text is in one file.

For the design administrator, you, it looks like each concept has its own file.

Example:


rtl_file.v

```
`include "../rtl/signed_mult.v"
// `include "../rtl/signed_bisect.v"
```

Only one active line

The user includes which multiplier implementation he/she wants to try.

FIGURE 2 File structure and hierarchy of the Verilog code.



1.2.1 Verilog When Expanded

After the includes are expanded

There are two modules.

- 1) The synthesizable multiplier.
- 2) The test bench **main_tb**.

This contains the code for two tasks and a function.

Functions allow coding repetitive combinational logic.

Tasks are like functions but may contain timing statements like **@**, **#**, **wait**.

Gord uses tasks to compare the simulated and theoretical outputs.

He could have made them all in one big module.

But the tasks are easier to remove and use on some other design (Viterbi?)

FIGURE 3 Code after expanding the ``includes`

```

module main_tb

    task dump_vectors; // Dump an output vector
        . . .code for task
    task check_vectors; // Compare two vectors
        . . .code for task
    function search; //Find a data stream in another
        . . .code for function

    // main_tb invokes
    dump_vectors ... //task
    check_vectors ... //task
    search ... //function
    signed_mult... // hardware module
    . . .
endmodule

module signed_mult( clk, rst_an, en, A, B, Z);
    . . . // all the synthesizable code
endmodule
    
```


1.3 The Signed Multiplier

FIGURE 4 Operation of a multiplier that works by sign extension and logic minimization.

<pre> 1 0 1 0,0 1 1 1 (167) x 0 1 1 1 x(7) ----- 1 0 1 0 0 1 1 1 x 1 1 0 1 0 0 1 1 1 x 1 1 0 1 0 0 1 1 1 x 1 0 0 0 0 0 0 0 0 x 0 ----- 0 1 0 0,1 0 0 1,0 0 0 1 (1169) </pre> <p>Positive integer multiplication Product size = $\Sigma(\text{input sizes})$</p>	<pre> 1 0 1 0,0 1 1 1 (-89) x 0 1 1 1 x(7) ----- 1 0 1 0 0 1 1 1 x 1 1 0 1 0 0 1 1 1 x 1 1 0 1 0 0 1 1 1 x 1 0 0 0 0 0 0 0 0 x 0 ----- 0 1 0 0,1 0 0 1,0 0 0 1 (1169) </pre> <p>Does not work for 2's complement Should be -623 = 12'b1101,1001,0001</p>	<p>011 (3) 010 (2) 001 (1) 000 (0) 111 (-1) 110 (-2) 101 (-3) 100 (-4)</p> <p>3-bit 2's complement numbers</p>
<pre> 1 1 1 1,1 0 1 0,0 1 1 1 (-89) x 0 0 0 0,0 0 0 0,0 1 1 1 x(7) ----- 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 ----- 0 1 1 0,1 1 0 1,1 0 0 1,0 0 0 1 (28049) (-623) </pre> <p>Sign extend each argument to length of product 8 + 4 = 12</p> <p>Ignore answer over 12 bits</p>	<p>0111 (7) 0110 (6) 0101 (5) 0100 (4) 0011 (3) 0010 (2) 0001 (1) 0000 (0) 1111 (-1) 1110 (-2) 1101 (-3) 1100 (-4) 1011 (-5) 1010 (-6) 1001 (-7) 1000 (-8)</p> <p>4-bit</p>	
<pre> 1 1 1 1,1 0 1 0,0 1 1 1 (-89) x 1 1 1 1,1 1 1 1,1 0 0 1 x(-7) ----- 1 1 1 1 1 0 1 0 0 1 1 1 x 1 0 0 0 0 0 0 0 0 0 0 0 0 x 0 0 0 0 0 0 0 0 0 0 0 0 0 x 0 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 1 1 1 1 1 0 1 0 0 1 1 1 x 1 ----- 1 0 1 0 0 0 0 0,0 0 1 0,0 1 1 0,1 1 1 1 (28049) (+623) </pre> <p>Logic to calc more than 12 output bits is not needed.</p> <p>The synthesizer will remove it.</p> <p>You don't have to worry about it. (we hope)</p>		

1.3.1 The Signed-Multiply Module




```
1. /* HEADER
2.
3. AUTHOR:      Gord Allan, Carleton University, Ottawa, Ont.
4.
5. MODULE NAME: signed_mult
6. SUBMODULES USED: none
7.
8. DESCRIPTION: A signed multiplier
9.             - Paramaterized bit-widths
10.            - Uses sign-extension approach and relies
11.              on the synthesis tool to simplify.
12.
13. Parameters:  A_width
14.              B_width
15.
16. Inputs:     A    16-bit signed input
17.            B    8-bit signed input
18.
19.            rst_an - asynchronous active low reset
20.            en    - pauses the system
21.            clk
22.
23. Outputs:    Z    24-bit signed multiply result
24.
25. Other Notes: Inputs and outputs are directly registered, so bus delay is minimized.
26.
27. QUICK SYNTHESIS RESULTS (0.18u):  Gates:      Delay:
28.
29. */
30. // The next line adds an RCS Header to each source file upon check-out (co)
31. // $Log$
32. // RCS is the Unix Revision Control System, which many designs use.
33.
34.
35. module signed_mult( clk, rst_an, en, A, B, Z);
36.
37.     parameter A_width = 16; // Width of one multiplier input
38.     parameter B_width = 8;  // Width of the multiplier output;
39.                               // Note it would be better if these were global with the test bench.
40.     // A multiplier output width is the sum of the input widths.
41.     parameter Z_width = A_width + B_width;
42.
43.     input clk, rst_an, en;
44.     input [A_width-1:0] A;
45.     input [B_width-1:0] B;
46.
47.     output [Z_width-1:0] Z;
48.
```



```

49. // Register Declarations
50. // we should register our IO to simplify timing constraints and analysis
51. reg [A_width-1:0] Areg;
52. reg [B_width-1:0] Breg;
53.
54. reg [Z_width-1:0] Z;
55.
56. wire [Z_width-1:0] Aext, Bext;
57. wire [(2*Z_width)-1:0] Z_long;
    // Z_width bits * Z_width bits is right-
    // fully a 2*Z_width bit result.
58. // but we throw out the top Z_width bits
    // and the tool throws out its logic.
59.
60. // register the inputs to ease timing
61. always @(posedge clk or negedge rst_an)
62.     if(~rst_an) begin // asynchronous, active-low reset
63.         Areg <=0;
64.         Breg <=0;
65.     end
66.     else if(en) begin
67.         Areg <=A;
68.         Breg <=B;
69.     end
70. // =====
71. // Perform the input sign extension (to 24 bits if inputs are 16 and 8 bits)
72. assign Aext[Z_width-1:0] = { {(Z_width - A_width){Areg[A_width-1]}}, Areg };
73. assign Bext[Z_width-1:0] = { {(Z_width - B_width){Breg[B_width-1]}}, Breg };
74. // assign Bext[23:0] = { {(16){Breg[7]}}, Breg };
75. // This is where the synthesis tool will do all its work
76. // It starts by making a Z_width*Z_width bit multiplier (48 bit output 4 16x8 bit inputs)
77.
78. assign Z_long = Aext * Bext; // Synthesizer will generate multiply logic
79.
80. // Only keep the lower Z_width bits - the synthesis tool will remove all of the unused logic
81. always @(posedge clk or negedge rst_an)
82.     if(~rst_an)
83.         Z <= 0;
84.     else if(en)
85.         Z <= Z_long[Z_width-1:0]; // Truncation done here.(48 bits to 24 bits for 16 x 8 bit inputs)
86.
87. endmodule

```



1.4 Main Test Bench

```
1. `timescale 1ns/10ps
    //The `timescale directive should only be included once at the beginning of a simulation.
2.
3. // The Main line driver testbench
4. module main_tb;
5.
6. // used in if(`VERBOSE) $display(...) statements to control how much status is displayed
    `define VERBOSE 1
7. // * Determine the extent of debugging information displayed.
    // 0 for none; higher values to dump more information. */
8.
9. // BUFFER_SIZE defines the maximum size of the expected and output buffers
10. // ERRORFATAL is used by check_vectors to end the simulation if a match is not found
11. `define BUFFER_SIZE 1023
12. `define ERRORFATAL 0
13.
14. // Declarations =====
15. reg clk, rst_an;
16.
17. wire [15:0] A; // the least-sig bits of A_int and B_int
18. wire [7:0] B;
19. wire [23:0] result;
20.
21. integer A_int, B_int; // the inputs are declared as integers
22. integer result_int; // the converted version of the result
23. integer i; // temporary loop variable
24.
25. integer clk_counter; // records the number of clock cycles since reset
26. /* Verilog, as yet, does not have global variables. One does the test bench
    comparisons in integers because it is much easier than with reg or wir.
    One cannot create a vector of integers ie. integer [N:0] xyz;
    One must create an array ie. integer xyz [N:0];
    Unfortunately arrays cannot be passed in Verilog.
    Also there are no global variables between modules.
    The work around is to do the comparison in a task. Variables known in the mod-
    ule containing the task are known in the task (sort of global to the task). */
27. integer expected_buffer [ `BUFFER_SIZE:0]; // holds the expected output vectors
28. integer output_buffer [ `BUFFER_SIZE:0]; // holds the recorded output vectors
29.
30. // A simple clock
31. initial clk = 0;
32. initial forever #100 clk <= ~clk;
33.
34. // Instantiate the hardware (DUT stands for Device Under Test) =====
35. signed_mult dut ( .clk(clk), .rst_an(rst_an), .en(1'b1), .A(A), .B(B), .Z(result));
36.
```

```
module main_tb
integer ex_buff[1023:0]

task check_vectors(a)
//ex_buff[1023:0]
// is known
// in here without
// being passed

check_vectors(90)
end module
```

```

37. //=====
38. //   Include functions for vector searching and data-type conversions
39.
40. //-----
41. // vector_search.v - Includes routines to search for a partial vector within another. Thus they
// can find the correct output without us bothering to calculate the exact time it appears.
42. //   - very useful for checking expected results that may experience unknown latency
43. //   - ASSUMES THE FOLLOWING ARE DECLARED AND USED:
//     integer expected_buffer[], output_buffer[], clk_counter;
44. //
45. //   check_vectors(number_of_words); --> searches for
//     expected_buffer[1:number_of_words] in output_buffer[0:`BUFFER_SIZE]
46. //   dump_vectors(max);           --> Displays the recorded vectors from 0 to max
47. /* Include will insert the search function code here during compile. */
48. `include "../../verilog_lib/src/vector_search.v"
49.
50. //=====
51. // Vector IO
52.
53. // Convert the DUT's 24-bit result to a 32-bit integer for logging comparisons
54. always @(result) result_int <= {{8{result[23]}},result[23:0]}; // Sign extend result to 32 bits
// recall: {8{result[23]}}, ... concatenates 8 copies of the leading bit.
55.
56. /* Sample and Record the output vectors
The interface to the DUT should behave like hardware, capturing the result on the positive edge of the clock
like a register. The integer results are stored sequentially in output buffer for later comparison. */
57. always @(posedge clk or negedge rst_an)
58.   if(~rst_an) begin
59.     clk_counter <= 0;
60.     for (i=0;i<BUFFER_SIZE;i=i+1) output_buffer[i]<=0;
61.     end
62.   else begin
63.     output_buffer[clk_counter] <= result_int;
64.     clk_counter <= clk_counter + 1;
65.   end
66. // convert the stimulus from integers to 16/8-bit signed vectors for the DUT.
67. assign A = A_int; // automatically truncate integers.
68. assign B = B_int;
69.
70.
71. // Status monitoring =====
72. always @(posedge clk)
73.   if(rst_an & `VERBOSE) $display("%t - A_int = %d, B_int = %d, Current Result = %d",
74.     $time, A_int, B_int, result_int);

```

```

75.
76. //
77. //
78. //
79. //=====
80. // Test Sequencing
81. //
82. // if there are multiple tests, they should be broken apart into seperate files
83. // eg. `include "../tb/test1_random.v"
84. //     `include "../tb/test2_overflow.v"
85. //     ...
86.
87. initial
88.     begin: Test_sequence
89.
90. // Each test should:
91. // reset the system
92. // set A_int and B_int on each clock cycle (eg. always @(posedge clk) A_int <= $random % 128; )
93. // record a set of expected vectors in expected_buffer[0..BUFFER_SIZE]
94. // call the check_vectors function to verify results
95.
96.
97.     $display("%t =====", $time);
98.     $display("%t - Starting New Test -", $time);
99.     $display("%t - Testname: test1_random", $time);
100.    $display("%t - Description: Sets random values for A_int and B_int. ", $time);
101.    $display("%t - Records the expected results and compares.", $time);
102.    $display("%t - -----", $time);
103.
104.    rst_an <= 1; #1; // raise reset so it can fall and give a negedge.
105.    @(posedge clk) #1 rst_an <= 0; // assert reset after next clock edge.
106.    $display("%t - Resetting System", $time);
107.    A_int = 0; B_int = 0;
108.
109.    @(posedge clk) rst_an <= 1; // Remove reset synchronously.
110.    $display("%t - Removing Reset", $time);
111.
112.    $display("%t - Applying 100 random inputs for A and B and recording vectors.", $time);
113.    repeat(100) begin
114.        @(posedge clk); // change all input just after clock edge
115.        // The circuit uses posedge clock, but delay signal changes by a minimum amount.
116.        #1
117.        A_int = ($random) %65536; // get a value from 0 to 65535
118.        // The mod % operator reduces random value the range 0 to 65535.
119.
120.        A_int = (A_int <0) ? -A_int: A_int;
121.        /* This is probably redundant, but some Verilogs have given neg numbers from %.
122.        Numbers over 32767 are now converted to negative integers. */
123.        A_int = (A_int >32767) ? (65536 - A_int)*(-1) : A_int;
124.        // Give range -32768 to 32767, irrespective of how many bits are in a machine integer.

```



```

119.
120.     B_int = ($random) %255;           // get a value from 0 to 255
121.     B_int = (B_int <0) ? -B_int: B_int;
122.     B_int = (B_int >127) ? (256 - B_int)*(-1) : B_int; //ensure -128 =< B_int =<+127
123.
123.     expected_buffer[clk_counter] = A_int * B_int; // Calc the ideal result from integers.
// It was very important here that A_int and B_int were sign extended when negative.
124. end // repeat(100)

125. // verify that the expected vectors were found somewhere in the output stream
126. check_vectors(90); // Task that compares expected_buffer with output_buffer.
127. // for 90 sets of test vectors. Why not 100?
128. $display("%t - -----Random Inputs Test Complete -----", $time);
129.
130. //=====
131.
132. $display("%t -===== ", $time);
133. $display("%t - Starting New Test -", $time);
134. $display("%t - Testname: test2_overflow", $time);
135. $display("%t - Description: Sets extreme values for operands", $time);
136. $display("%t - Records the expected results and compares.", $time);
137. $display("%t - -----", $time);
138.
139. $display("%t - Resetting System", $time);
140. rst_an = 1; #1; // to ensure an edge; don't start at 0.
141. @(negedge clk) rst_an <= 0; // assert reset on the next negative clock edge
142. A_int = 0; B_int = 0;
143.
144. $display("%t - Removing Reset", $time);
145. @(posedge clk) rst_an <= 1; // Remove rst synchronously
146.
147. $display("%t - Sets Extreme values for operands and verifies results.", $time);
148.
149. @(posedge clk); #1 A_int = 32767; B_int=127; // block the next statement
150. expected_buffer[clk_counter] = A_int*B_int; // Don't let this happen before prev line.
151.
152. @(posedge clk); #1 A_int = -32768; B_int=127;
153. expected_buffer[clk_counter] = A_int*B_int;
154.
155. @(posedge clk); #1 A_int = -32768; B_int=-128;
156. expected_buffer[clk_counter] = A_int*B_int;
157.
158. @(posedge clk); #1 A_int = 32767; B_int=-128;
159. expected_buffer[clk_counter] = A_int*B_int;
160.
161. repeat(4) @(posedge clk); // flush out any remaining data from the hardware
162.
163. // verify that the expected vectors were found somewhere in the output stream
164. check_vectors(4);
165.

```

```

166.     $display("%t - -----Extream Input Test Complete -----", $time);
167.
168.     //=====
169.
170.
171.     @(posedge clk) $finish;
172.
173. end //Test_sequence
174.
175.
176.endmodule
177.

```

1.5 Tasks and Functions to Search Output Data For Expected Output

```

1.  `ifdef BUFFER_SIZE // If BUFFER_SIZE is defined, go on, else define it.
2.  `else
3.      `define BUFFER_SIZE 1023
4.  `endif
5.
6.  `ifdef VERBOSE
7.  `else
8.      `define VERBOSE 0
9.  `endif
10.
11. `ifdef ERRORFATAL
12. `else
13.     `define ERRORFATAL 1
14. `endif
15.
16. integer searchstring_buffer [`BUFFER_SIZE:0]; // temporary buffer for search routine
17.
18. // ===== Functions and Tasks for vector searching
19. // =====TASK DUMP_VECTORS =====
20.
21. task dump_vectors;
22.     input[31:0] max;
23.     begin
24.         $display("===== Dumping Output/Expected Vectors =====");
25.         for (i=0;i<max;i=i+1)
26.             $display("output_buffer[%d]=%d expected_buffer[%d]=%d",
27.                 i, output_buffer[i], i, expected_buffer[i] );
28.     end
29. endtask
30.

```

```

28. //=====
29. // call this from the individual tests to automatically compare the expected_buffer with
    // output_buffer
    //===== TASK CHECK-VECTORS =====
30. task check_vectors;
31.     input [31:0] number_of_words;
32.     integer i,j;
33.     begin
34.         $display(“%t - %m INFO: --- Searching for Expected vectors in the output stream”, $time);
35.         if(`VERBOSE>1) dump_vectors(number_of_words);
36.         // skip the first couple expected values since they are often erroneous
37.         for (i=1;i<number_of_words+3;i=i+1)
38.             searchstring_buffer[i-1] = expected_buffer[i];
39.         j = search(number_of_words);
40.     end
41. endtask
42.
43.
44. //=====
45. // to use, first set searchstring_buffer[x:0] = search_value;
46. //         output_buffer[y:0] = the string being searched
47. // x and y < 1024
48. //
49. // then call search(number of words in search_value to match);
50. //
51. // This function searches for the occurrence of one data stream in another
52. // - it returns the position of the first string in the second
    //===== FUNCTION SEARCH =====
53. function [31:0] search;
54.     input [31:0] number_of_words;
55.     integer i,j, result;
56.     reg searching;
57.     begin
58.         i=0; j=0; searching = 1;
59.         result = -1;
60.         while(searching) begin
61.             if(i+j >1023) searching = 0; result = -1; // end the search - we didn't find it
62.             while(searching & (output_buffer[i+j]==searchstring_buffer[j])) begin
                // we have a temporary match
63.                 if(j==number_of_words-1) begin searching = 0; result = i; end // MATCHED
64.                 if(i+j>1022) searching = 0; // got too far
65.                 j=j+1;

```

```

66.         end
67.         i=i+1;
68.     end
69.     if(result < 0) begin
70.         $display(
"%t *-* SEARCH FUNCTION: ERROR - Searchstring (of %0d words) was NOT found in the comparison buffer."
, $time,number_of_words);
71.         $display("===== Dumping Output/Expected Vectors =====");
72.         for (i=0;i<clk_counter;i=i+1)
73.             $display("output_buffer[%0d]=%0d
searchstring_buffer[%0d]=%0d",i,output_buffer[i],i,searchstring_buffer[i]);
74.         if(`ERRORFATAL) begin
            $display("ERRORFATAL Set - EXITING with ERROR Status"); $finish; end
75.     end
    else $display(
        "%t *-* SEARCH FUNCTION: SUCCESS - Found searchstring (of %0d words) at
        position %0d in the comparison buffer."
        , $time, number_of_words, result);
76.     search = result;
77. end
78. endfunction

```