

Design Flow -

Design Flow Terms

ASIC

Application Specific Integrated Circuit. Almost all ICs are ASICS except micros and memories.

tools

A programs used for one or more of the steps in the design flow.

<u>layout</u>

The diagrams showing what is on each layer (or better, each processing step) in the integrated circuit.

Here one layer (green in the top view) would show where to diffuse an N type dopent into the substrate to construct the source and drain. Another step layer (blue) shows where the first metal layer would be placed.

<u>tapeout</u>

Originally circuit layouts were shipped to the mask maker on magnetic tape. Sending out this tape was the designers last step before he/she fell over from sleep deprivation. The name stuck after FTP replaced magnetic tape.

<u>foundry</u>

A plant for building integrated circuits, or steel castings. In these notes it if the former.

<u>TSMS</u>

Taiwan Semiconductor Manufacturing Company. Is the largest IC foundry service in the world. The 2nd largest, UMC (United Microelectronics Corp), is also in Taiwan. The 3rd largest is IBM, followed by Chartered Semiconductor Manufacturing Pte. of Singapore. (Written in 2003)

<u>Trivia</u>

The smallest feature size in the 2003 manufacturing processes are about: 0.09 micrometers (micron) = 90 nanometers = 900 Angstroms (A°) The gate oxide in this process is of the order of 20 A° or about 8 molecules.



Carleton

© John Knight Design Flow p. 3

Revised; September 30, 2003

Slide 2

Design Flow

Some Standards Groups Important to ASIC Designers

Institute of Electrical & Electronic Engineers (IEEE)

Electronic Industries Association (EIA) and it's subsidiary

JEDEC Solid State Technology Association (formerly Joint Electron Device Engineering Council)

The Telecommunications Industry Association (TIA) Standards usually joint with EIA

International Telecommunications Union (ITU) Formerly CCIT.

International Standards Organization/International Electrotechnical Commission (ISO/IEC) Moving Picture Experts Group (MPEG), its working group on digital audio and video standards http://www.chiariglione.org/mpeg/

Consumer Electronics Association (CEA)

Japan Electronic and Information Technology Industries Association (JEITA) Consumer products.

Often there are competing standards, for example for cable modems there were originally standards from: Europe

The Digital Audio-Visual Council (DAVIC),

Digital Video Broadcasting Project (DVB) standard DVB-C

European Telecommunications Standards (ETSI) issued ETC 300 800, from joint DAVIC-DVB work

North America

Multimedia Cable Network Systems (MNCS) a group of manufacturers who produced the Data Over Cable Services Interface Specifications (DOCSIS) approved by ITU.

International

IEEE 802.14 cable modem standard. This was abandoned in 2000 in favour of DOCSIS.

For a good start on standards organizations try. http://www.webstart.com/cc/standards.html



Design Flow -

Synthesis

There are Two Libraries

1. Generic Cells

These are circuit components which are easy to later translate into more specific standard cells. They are often large scale like adders, muxes, priority encoders and decoders, which are easy to infer from highlevel constructs. For example a case statement maps easily into mux. Note however, that there are smaller gates like NAND and FLIP-FLOPs. Generic cells are general logic elements and have no layout, timing or power specifications.

2. Specific Library Cells

These cells are design specifically for a certain process like 0.9µm CMOS at IBM. They have specific layouts, although these are often hidden so the user cannot look at them. They are considered valuable intellectual property and closely guarded. They have timing and power use models which the user can see, usually for a good price. They are what will actually be fabricated.

Direct C->Hardware (2003)

There are firms offering C/C++ or System C direct conversion to Verilog/VHDL

CoCentric SystemC Compiler from C-Level Design (now Synopsys) Forte Design System, (merger of CynApps, Inc. and Chronology Corporation) Cynthesizer Frontier (http://www.frontierd.com). Forge, a Java to Verilog Compile by Lavalogic (now Xilinx) **Synthesis**

Constraints

Apply before mapping generic hardware into library cells.

<u>Timing</u>

The synthesizer optimizes circuit to meet time constraints. Main time constraint is clock period.

Other constraints are delays from pins to flip-flop inputs.

Floorplanning

Below 0.35 μ m feature size, delay due to interconnect leads becomes more significant than gate-delays.

For short delays, cells must be physically close. Thus, in order to determine whether a design will meet timing requirements, the layout must be known.

Basic floorplanning is done in this step, so that the interconnect delays can be estimated during compilation.

Power Planning

Each cell is connected to power and ground along its edges. The current through any wire must not exceed some threshold to avoid *electromigration*.

Based on your design's speed, layout, and toggling activity, power rails must be distributed across the design to maintain this limit



© John Knight
Design Flow p. 7 Revised; September 30, 2003

Slide 4

Synthesis

Library cells arranged in a chip

250ps

)ps

Interconnect delay is important

Power Rails

40ps

Design Flow -

Electromigration

At currents much lower than the wires melting point, they are subject to electromigration.¹

A direct current in a metal wire running over a long time period causes a transport of metal ions which gradually increase the lines resistance and will eventually cause the wire to break or to short circuit to another wire.

Wires which carry AC and are less susceptible

Rate of electromigration depends on $1/(\text{current density})^2$

In Al a upper current density of 0.1 MegaAmps/cm² (1 mA/(μ m²) can be used to determine minimal wire widths

Adding alloying elements (Copper, Tungsten) also helps prevents movement of Al ions.





Compiling To Standard Cells

From:

- the circuit of generic cells,
- the clock period and other timing constraints,
- the wire delays estimated from the initial layout,
- and perhaps the power requirements,

the synthesizer picks elements from the digital library and logically arranges them to meet timing, area and power constraints.

Scan Insertion

For production testing, all the circuit flip flops can be reconfigured into long shift registers called scan chains.



In Test Mode, any desired test signals can be shifted into the flip-flops.

This makes testing much easier.

The test-insertion tool automatically place muxs at all flip-flop inputs. It links them together to form shift registers.

During *RunMode* the circuit is unaffected¹ by the shift registers.

There are test insertion tools in Synopsys' DC, Cadence's PKS,



Design Flow

© John Knight
Design Flow p. 9 Revised; September 30, 2003

Synthesis

Slide 5

Test Insertion

Synopsys' latest test insertion and test design tool is *DFT Compiler*. See also Mentor's *Fastscan*.

Test Vector Generation

Even if you have scan so you can write and read to all the flip-flops, you still need test data, called test vectors, which will exercise and test every gate. These can be tedious to find, but there are programs which do a very good job on this.

This is a good point to generate the test vectors and evaluate how well they test the circuit (coverage). If they cannot test the circuit adequately, one may have to insert some additional test pins or other circuitry.

¹During run mode the muxs do slow down the circuit slightly.



Design Flow -

Synthesis

Clock Tree Generation

Skew is the difference in time of the clock edge arrival at different flip-flops

For minimum clock skew, one should have all clock paths travel through the same number of buffers with the same rise and fall times (the same sizes). Also the interconnect lengths to the source should be the same. The circuit shown accomplishes that. It is called an H tree since it is made recursively from H shaped interconnections.

An overview of clock tree generation is given by Ulf Nordqvist of Linköping University, Sweden, "Clock Tree Generation Beating the clock?," http://www.isy.liu.se/~ulfnor/clk_tree.pdf

0-	-0	Ъ	-0	Ъ	-0	Ъ	-0	Ъ	-0	Ъ	-0	0-	-0	ЪТ	-0
0-	-0	┏	-0	0-	-0	Ъ	-0	Ч	-0	Ъ	-0	0-	Lo	Ъ	-0
0-	-0	0-	-0	۰,	-0	σ	-0	Ъ	-0	Ъ	-0	0-	-0	ЪТ	-0
0-	-0	0	-0	┙	-0	D	-0		-0		-0	0-	Lo		-0
0-	-0	Ъ	-0	0-	-0	Ъ	-0	Ъ	-0	Ъ	-0	0-	-0	┏┓	-0
0-	-0	0-	-0	o	-0	σ	-0	٦	-0	٦	-0	0-	6		-0
0-	-0	0-	-0	0-	-0	η	-0	Ъ	-0	Ъ	-0	0-	-0	Ът	-0
0-	-0	0	-0	٦	-0	σ	-0	لم	-0	μ	-0	0-	Lo	Ъ	-0
	A larger H tree														



© John Knight Design Flow p. 13 Revised; September 30, 2003

Slide 7

Synthesis

Design Flow -

Routers

The Global router places leads through the course boxes called *routing bins* or *gcells*. It limits the number of wires through a cell to avoid congestion, but it does not do the detailed placement of the wires inside the bins. In fact it may slightly overfill some.

The detailed router does the detailed wire layout. It may have to reroute some wires, or it may have to add vias to send the wire to another layer.



Synthesis

Fixes

Any line which will not budge when hit by a glitch will work for shielding. V_{DD} or GND are equally good.



Reference on minimum density and antenna rules (Peter Y. K. Cheung, Imperial College) http://www.ee.ic.ac.uk/pcheung/teaching/ee4_asic/design%20rules/add-rules.html

minimum density, antenna rules, optical proximity, phase-shift masks. (Ron Ho, Stanford) mos.stanford.edu/papers/DFMandDSMweb.pp





Design Flow

<u>GDSII</u>

A long standing, almost universally used, format for transferring IC physical layout from design tools to mask fabricators. It was developed by GE/Calma for transferring 2D graphical design data to their plotters.

GDSII format is a binary format, but machine independent. Number must be converted from GDSII definitions into machine representation. The instructions define layers, each representing a fabrication mask, defined by multiple polygons.

Synthesis

