



Dig Cir p. 217

© John Knight Revised; November 18, 2003

Slide 109



Linear Feedback Shift Registers (LFSR) -

Linear Feedback Shift Registers

Linear Feedback Shift Registers

Properties

<u>Names</u>

Linear-Feedback Shift-Register (LFSR), Autonomous LFSR, Pseudo-Random-Number Generators, Polynomial Sequence Generators, Pseudo-Random-Pattern generators, etc.

Math

The connections to the feedback loop are given placeholder names which are powers of X. One end is always $X^0=1$, the other is always X^n . The others are X^k if there is an XOR connection at k.

The powers of X define a polynomial.

If the polynomial is what we call primitive, the circuit will sequence through 2^{N-1} numbers for N flip-flops. Else it will have several shorter sequences and will not be much use.

Circuits

There are four circuits with the same polynomial and close to the same properties:

An internal circuit.

An external circuit.

An internal circuit with the connections and labelling reversed An external circuit with the connections and lab

The polynomials are the same. If one is primitive they both are. However the sequencing of the numbers will be different.

Primitive Polynomials

They are listed in many books.¹

 $\begin{array}{c} X^3 \\ \bullet \\ 1 \\ \bullet \\ \end{array}$

¹. V.N. Yarmolik, and I.V Kachan, *Self Testing VLSI Design*, Elsevier 1993. It goes up to 300 flip-flops.

Linear Feedback Shift Registers

Properties of LFSR

Names

- Linear-Feedback Shift-Register (LFSR), Pseudo-Random-Number Generators, Polynomial Sequence Generators etc., etc.
- Individual circuits have polynomial names related to their connections; i.e. 1 + X + X⁴
- Can deduce the properties of the circuit from its polynomial. (and a math degree)
- Use certain polynomials called *primitive*.

<u>Circuit</u>

I

- Uses only a few (1 to 3) XOR gates, and D flip-flops.
- Internal circuit is very fast. Max delay = (1 XOR delay) + (1 D ff delay).
- Primitive polynomials have 2^N-1 sequential states.
- The all zero state is always isolated. If you reset a LFSR at the start, it locks up in the all zero state.

Randomness (primitive polynomials)

- It obeys 15 of 25 standard statistical tests
- Consecutive numbers have a shift register relation (particularly external).
 Columns are identical but displaced (see background shading).
- No number is repeated until the complete sequence is done.
- Mean = $-1/(2^N 1) \Rightarrow$ slight dc bias
- There is one more 1 than there are 0s in any column.



ION

© John Knight Revised; November 18, 2003



Linear Feedback Shift Registers -

Linear-Feedback Shift-Registers (cont.)

Slide 110

Linear-Feedback Shift-Registers (cont.)

Dia Cir p. 219

Properties

Size

A LFSR takes less area than any other common counter except a ripple counter.

The ripple counter is not synchronous and much harder to interface reliably.

<u>Speed</u>

A LFSR is faster than any other common counters except the Mobius counter.

<u>Counting</u>

It does not count in binary. It counts modulo 2^{N} -1, a binary counter counts modulo 2^{N} .

Applications

Where one needs to count a fixed time, but do not need to need arithmetic compatible intermediate values. Time out counts; shut off the screen if no one touched the keyboard for 2^{N-1} seconds.


Send an input to the control computer every 100ms, reboot if no response.

Cycling through addresses for refreshing DRAM. The order of refresh does not matter. Not going through address 0000 might matter.

1.• PROBLEM


In any LFSR, insert the following circuit between two adjacent flipflops which were not previously connected through an XOR. The previous state graph will have looked like that of the "Linear-Feedback Shift-Registers (cont.)," p. 220.

- (a) What will the new state graph look like?
- (b) What will happen if you start by resetting all the flip-flops?



Linear-Feedback Shift-Registers (cont.)

Example of a Nonprimitive Polynomial



Carleton

© John Knight

Slide 111 Revised; November 18, 2003



Linear Feedback Shift Registers -

Dig Cir p. 221

Linear-Feedback Shift-Registers (cont.)

1 D

0

0

0

1

1

0

1

1

0

1

0

1

0

0

0

1

1

1

0

0

1

1

1

0

0

0

1

1

0

```
Minimal Hardware, Primitive Polynomials
I
              1 + x + x^2
                                           1 + x + x^3
                                                                                                               1 + x + x^{6}
                                                              1 + x + x^4
                                                                                                + x
                                                                                                - x<sup>11</sup>
                                                              1 + x^3 + x^{10}
               1 + x + x^5 + x^6 + x
                                                                                                                     ^{3} + x^{4}
                                                    + x
                                                                                                               1 + x
                                            1 + x
                                                                                        1 + x
               1\!+\,x\,+\,x^3\!+\,x^4\,+\,x^{13}
                                           1 + x + x^{15}
                                                                    ^{2}+x^{3}+x^{5}+x^{16}
                                                                                       1\!+x^3\!+x^{17}
                                                                                                              1 + x^7 + x^{18}
                                                                                                                                     1 + x^3 + x^{20}
                                                              1+x
                                                                                                              1 + x^3 + x^{25}
               1 + x^2 + x^{21}
                                           1 + x + x^{22}
                                                              1+x^5+x^{23}
                                                                                       1+x+x^3+x^4+x^{24}
                                                                                                                                     1+x+x^7+x^8+x^{26}
           · For N flip-flops, one seems to only need 3 or fewer XOR gates.
```

Starting

· All LFSR lockup in the all zero state. A very reliable circuit would check if the flip-flops are all zero and inject a one. Less reliable circuits will initialize some of the flip-flops to one.

Randomness

- The numbers as integers look random. The numbers as bit patterns show the shifting strongly.
- Some applications, like testing with random numbers, scramble the leads going to the various flip-• flops. This gives a better test for multipliers or barrel shifters.

<u>Bias</u>

Some communication circuits do not like inputs that have a dc bias. To make a random generator that has no bias, and includes zero, Take the output of the most significant bit of the generator though an inverter. This will change 100...0, the most negative 2's complement number, into 000...0, and balance the plus and minus numbers

2.• PROBLEM


Modify the Verilog code for the shift register to make a LFSR for 7 flipflops $(1 + x + x^7)$.

| dec | 2's compl | l |
|-----|--------------|--------------------|
| 3 | 011 | 011 → 111 |
| 2 | 010 | 010→110 |
| 1 | 001 | 001 → 101 |
| Ō | 000 | ~000 |
| -1 | 111 | 111 → 011 |
| -2 | 110 | 110010 |
| -3 | 101 | 101→ ►001 |
| -4 | 100 | _100 LFSR |
| | | LFSR with |
| | | (no zero) inverter |

Verilog LFSR

I

One can specify a subset of bits like Reg[4:2].



Nonblocking Assignment

The <= assignment in procedures is called *nonblocking*.

The variables on the right of <= are captured in parallel on the @ trigger.

The variables on the left are always calculated from these initial values.

- It is a master-slave like operation.
- If one uses nonblocking anywhere in a procedure one must use it everywhere.




Linear Feedback Shift Registers -

Verilog LFSR

Reset To Zero

One must never clear a LFSR. If the flip-flops have a set, use it. If not place inverters before and after the flip-flop to fake a set.



Verilog LFSR

Parameters

Parameters are very handy. I would recommend using them frequently. Here changing n will not be enough to change the LFSR. One must check that the XOR is in the right place for the larger size. However it saves having to change output, reg and other statements.

always @(posedge clk or posedge reset)

The @ is the edge triggered signal. Most counters, registers, flip-flops should start with this way.

Blocking and Nonblocking

Normal *blocking* assignment in procedures is via the "=." Such variables behave like a normal program. Thus: R[1]=R[n];will replace R[1]. Then:

 $R[2] = R[n]^{R[1]};$

will use the revised R[1] in the calculation. This is not what is wanted!


Nonblocking assignment uses the "<=" symbol. Nonblocking assignment is more like a register of D flip-flops. The inputs are transfered across the "<=" at once in the same way that all flip-flops are clocked at once.

<u>Use Nonblocking <= for Flip-flops, Counters and Shift Registers</u>

Your reflex action should be to use "<=" for all procedures containing flip-flops.

Application of the LFBSR:

The Circular Queue (FIFO) Locating Queue Empty and Queue Full require comparing present and previous pointers A shift-register can remember its previous state using 1 extra ff. LFSR is smaller and faster than a binary counter. The strange counting order of the LFSR does not matter. 4-to-16 4-to-16 Decode Decode



Carleton

© John Knight

Revised; November 18, 2003

Slide 113


vitesse

Linear Feedback Shift Registers -


Dig Cir p. 225

Verilog LFSR

Applications of LFSR



Binary Counters



Carleton

© John Knight

Dig Cir p. 227

Revised; November 18, 2003

Slide 114



Binary Counters -

Binary Up-Counter

Binary Up-Counter

Design of the Counter

The Karnaugh maps for the toggle inputs are given below. Many people are more used to them, and they are much less error prone than picking bits off the state tables.

| $\begin{array}{c} \text{Map for T3} \\ Q_1 Q_0 \\ \end{array} \\ \begin{array}{c} \text{Map for T2} \\ Q_1 Q_0 \\ \end{array}$ | | | Q1 | Q ₀ M | lap fo | or T | 1 | Q1Q0 Map for TO | | | | | | | | | | | |
|--|----|----|----|------------------|-------------------------------|------|----|-----------------|----|------|----|----|----|----|-------------------------------|----|----|----|----|
| Q_3Q_2 | 00 | 01 | 11 | 10 | Q ₃ Q ₂ | | 01 | 11 | 10 | Q3Q2 | Ŏ0 | 01 | 11 | 10 | Q ₃ Q ₂ | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 1 | 0 | 00 | 0 | 1 | 1 | 0 | 00 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 1 | 0 | 01 | 0 | 0 | 1 | 0 | 01 | 0 | 1 | 1 | 0 | 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 1 | 0 | 11 | 0 | 0 | 1 | 0 | 11 | 0 | 1 | 1 | 0 | 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 | 10 | 0 | 0 | 1 | 0 | 10 | 0 | 1 | 1 | 0 | 10 | 1 | 1 | 1 | 1 |

Simplicity

This counter looks much simpler than most textbook counters. However if one implements it with D flip-flops, converting to enabled toggle flip-flop requires an XOR for each flip-flop. Thus it is simple for the designer, but it is only apparent simplicity.


Speed

The binary counter is one form of binary adder. The slow carry chain is present. For long counts the carry chain and counter will be quite slow

To get around this one could use a LFSR. It will count quickly, but one cannot do arithmetic on its result. One cannot easily tell if the signal is greater than some reference. One can only tell equality easily.

Binary Counters





=Q₀

 $T_{C}(L) = \overline{Q_{3}Q_{2}Q_{1}Q_{0}} = Q_{3}+Q_{2}+Q_{1}+Q_{0}$

T(L) means a "0" togles the flip-flop.

=Q₁+Q₀

=Q₂+Q₁+Q₀

Next State

What to Toggle



Dig Cir p. 229

 $T_1(L) = Q_0$

 $T_2(L) = \overline{Q_1 Q_0}$

 $T_3(L) = \underline{Q}_2 \underline{Q}_1 \underline{Q}_0$

© John Knight Revised; November 18, 2003

Slide 115



Binary Counters -

Binary Down-Counter


Binary Down-Counter

Design of the Counter

This counter is very much like the up-counter. The difference is the toggle signals are generated by checking for groups of zero flip-flop outputs, such as $\overline{Q}_2 \overline{Q}_1 \overline{Q}_0$. Using DeMorgan's theorem changes these terms to a chain of OR gates instead of AND gates.




A controllable up-down counter is made by switching between the up and down circuits.



 $T3=(up_dwn) ? Cup : (~Cdwn);$ $Cup = Q_1 \& Cup_1$ $Cdwn = Q_1 \& Cdwn_1$

Preloadable Counters Constructed from the Basic Counter Module



Carleton

© John Knight Revised; November 18, 2003

vitesse

Binary Counters -

Preloadable Counters

Slide 116

Preloadable Counters

Hiearchy

The preloadable counter is a hierarchy of modules starting with a D flip-flop.

- a. D flip-flop
- b. Preloadable D flip-flop
- c. Preloadable T flip-flop
- d. The Counter Module With AND Gate.

Dig Cir p. 231

e. The Preloadable Up-Counter

IEEE Symbols

The PR input changes the *mode*. The number 3 was picked for the mode. In mode 3, the circuit (C) and (D) do a preload on the clock edge. The "3,1D" says that in mode 3 and (comma and) on the "1" signal edge this is a D input.

The control number in the MUX was changed to 2 because, in this symbol, 1 was already used by the clock.

Any numbers can show a connection between a control an what it controls. However the number must be the same at both sides. Thus 2 controls 2.

Preloadable Counters (cont.) Counters That Count to Something Besides 2^N PR - M3 CTR5 Common clock M3 CTR5 and mode control PR CLK-201/3+ Q₀ CLK-201/3+ X_{0-3,1D} Q₀ 3,1D Q₁ X₁. 3,1D Q₁ 3,1D Q_2 X2-3,1D 5 counter modules Q_2 Q_3 3,1D X_{3-3,1D} Q₃ **Q**₄ 3,1D X₄-3,1D Q, 3,1D (A) Preloadable Counter Mode 3: Synchronous (Clocked) load (C) Mod 22 counter. Need both mode 3 and clock Counts 0 to 21 (5'b10101;) and repeats. edge "3,1D" to load. Mode 3: Binary Up-Counter "3+" (D) Mod 22 down counter. Counts 21 to 0 and repeats. M3 CTR5 X_к 3,1D PR CLK-201/3-Qĸ Q_0 3,1D CLK >C1 Q₁ PR МЗ 3,1D Q. 3,1D COUT Q3 3,1D (B) Specialized flip-flop for Q₄ 3,1D preloadable counter module

Carleton

© John Knight

Revised; November 18, 2003

vitesse

Binary Counters -

Preloadable Counters (cont.)

Slide 117

Preloadable Counters (cont.)

IEEE Counter Symbol

The symbol is divided into 5 special modules and a common T shaped control block.

- The control block contains the letters CTR5 to show the circuit is basically a 5 bit counter.
- The common mode control "M3" for preloading.

Dig Cir p. 233

- The common clock input "C1/3+." The "+" says the counting is binary and upwards unless one is in mode 3. The C1 says it functions as a clock independent of mode.
- "+" after the clock input is an up counter. "-" after the clock input is a down counter.

Counting to $M \neq 2^N$

Decode Terminal Count

Decode, with the equivalent of a many input AND gate, the final count. Use that to activate the preload and load zero. This allows the counting to go upwards.

Preload the Maximum Count and Count Down


I

At the start of counting, loading the maximum count and count down. Alternately load the two's complement of the maximum count, and count up.

This is a better method if the desired count keeps changing. One does not need a different AND gate for each count.

Binary Counters

A Verilog Preloadable Up/Down Counter



Revised; November 18, 2003

Binary Counters -

Named Module Connections (Named

A Verilog Preloadable Up/Down Counter (cont)

Dig Cir p. 235

A Counter Module

The four components on the diagram are easily spotted in the code.

- The flip-flop is the module call.
- pr_T_ff ff1(Qi, Xi,Ti, pr, clk, reset);
- The & gate
 - $Cup = Cup_1 \& Qi$,
 - The OR "|" gate.
 - Cdwn=Cdwn_1 | Qi,
- The MUX

Ti=(updwn) ? Cup_1 : ~Cdwn_1;

This Module is Structual


The connections are described. Not the operation.

Named Module Connections (Named Ports)

The connections between a module definition and its instantiation have been made by position. The shaded box shows how to make the connections by using the module port name. <port name used in the original definition>.(<wire/reg name connecting this particular instantiation>) .T(Ti) For small modules position is simpler. For large modules name is better. Errors in position are easy to make with 20 or more variables.

Note this has nothing to do with call by name/call by value described in programming courses.

A Verilog Preloadable Up/Down Counter



Binary Counters -

A Verilog Preloadable Up/Down Counter

A Verilog Preloadable Up/Down Counter (cont)

The Flip-Flop Module

This module follows the classic flip-flop standard:

- All outputs, or variables on the right-hand-side of a procedure must be of type reg. reg Qi;
- The flip-flop is edge triggered, @, and has an asynchronous reset. always @(posedge clk or posedge reset) The <u>asynchronous</u> reset allows the system to be placed in a known state during start-up. Synchronous reset requires the co-operation of the clock. A system with clock and clock/2 for example, has to be carefully planned to reset properly using <u>synchronous</u> reset.

 The nonblocking assignment "<=" is used. Qi <= (pr) ? Xi : Qi^Ti; Thus flip-flop outputs, fed back into flip-flop inputs, always use the previous values for inputs. For example Q[2]<=Q[1]; Q[1]<=Q[2]; always exchanges Q[1] and Q[2].

The Interaction of XOR and Toggle

The logic for Qi^Ti requires a little thought:

Qi is the fed back flip-flop output.


Ti is the toggle enable.

- When Ti=1, the flip-flop toggles i.e. ~Qi is fed back.
- When Ti=0, the flip-flop holds is old value, i.e. Qi is fed-back.

This reduces to Qi <= Qi^Ti.

A Verilog Preloadable Up/Down Counter (cont)

```
module pr_T_ff(Q, X, T, PR, CLK, RST);
input X, T, PR, CLK, RST;
output Q; reg Q;
always @(posedge CLK or posedge RST)
begin
if (RST)
Q <= 0;
else
Q <= (PR) ? X : Q^T; // It is ~((~Q)^T))
end // always
endmodule // pr_T_ff
```





Dig Cir p. 239

© John Knight Revised; November 18, 2003

Slide 120



Binary Counters -

Glitches in Counters

Glitches in Counters

All binary counters are glitchy

Binary is a glitchy way to count. Every second increment changes several bits at once. If several variables change at once, one must really change first. until the second one changes, there is a glitch.

Synchronous Circuits and Glitches

Counter glitches come after the clock edge. There is a short delay for the clock to propagate to the output of the flipflops. Then the glitches come.

However the glitches do no real damage unless:


They are fed to some high speed output which can respond to glitches. They are captured by some flip-flop.


In normal synchronous circuits, all flip-flops are driven by the same clock. Glitches come to late to be captured by one clock edge, and too early to be captured by the next edge. Thus counter glitches are not problem in synchronous design.

Glitches can be Latched With Asynchronous Clocks

With two clocks running asynchronously, the second clock may come at any time with respect to the first. The register may clock just as the counter is sending out glitches. Then the glitches become a permanent erroneous signal in the system.

Glitches In Binary Counters





Carleton

© John Knight

Revised; November 18, 2003

Slide 121



Binary Counters =

The Ripple Counter

The Ripple Counter

The Glitchiest of the Glitchy Counters

Dig Cir p. 241

Because each clock pulse must ripple through the flip-flops, the flip-flops never switch at the same time. In the binary counter one could, with well balanced flip-flops, have all the bits change at once.

The Bad Ripple Counter

- The counter is not synchronous. It has N different clocks. If one puts gates between the flip-flops to make an up-down or preloadable counter, any glitches on those gates may clock part of the counter.
- The ripple time through the N flip-flops is very long. It may take a long time for the final reading to settle after a clock pulse.
- · The counter gives out many transient wrong counts before it reaches the final count.
- Testing people, who use scan testing, cannot tolerate anything except a true clock going to a flip-flop clock input.

The Good Ripple Counter

- Very small area.
- Very fast toggle rate. As long as the first flip-flop has flipped, one can change the clock again. The rest of the count will ripple down the counter, One can have several counts rippling down.
- Very low power. Power is used only when a flip-flop flips. Further they only flip if they are going to change and they flip only once per increment.
- If (i) the clock flips the first flip-flop, (ii) the counter finishes before the next clock edge, (iii) testing can be performed, then the counter can be contained within a synchronous circuit.

Application

Every digital watch has a long ripple-counter chain.


Carleton University Digital Circuits p. 242

The Ripple Counter

Glitches Galore

The Ripple Up Counter

- The counter is not synchronous
- All flip-flops are not run from one clock.
 The counter gives many, wide glitches on half the counts.
- The carry chain is very slow.
 They are one of the slowest counters.



Slide 122

C1

In Praise of Ripple Counters

- They are the simplest, smallest counter.
- They are slow to complete the count, but the input (clk) can run at the flip-flop toggle rate.
- They have very low power consumption.

Carleton

Dig Cir p. 243

© John Knight Revised; November 18, 2003



The Ripple Counter -

Verilog Ripple Counter

CLK

Verilog Ripple Counter¹

Triggering on nonclocks

The "@" statement

The @ is a "wait at this point" in the procedure until the trigger is satisfied.

One might think

always @(negedge clk) @(negedge a[0]) @(negedge a[1]...

would properly ripple through the counter. It will not!

The counter does not ripple the full length every time. When it only goes part way, it will ripple only until it hits the first a[i] that does not change. Then it will sit there forever waiting for the trigger.

The name change Q[i] to qi

Synthesizers usually do not like bits of an array as a clock veriable.

Parallel Constructs

The counter is coded with "parallel" always blocks. They are triggered independently. The clk will trigger the first block. If a[0] rises that will trigger the next block. If a[0] does not rise, nothing will happen until the clock rises again.

Delays

The delays, #0.5 delays the output of the statement by 0.5 time units. This makes it appear as though each flip-flop has a 0.5 unit propagation delay. The delays have no meaning for synthesis.

<u>Reset</u>

Reset is put in as a trigger. Any reset will immediately take effect on all flip-flops.

^{1.} See also Verilog3Gotchas.fm5 cira p.108

Carleton University Digital Circuits p. 244 © John Knight Revised; November 18, 2003

A Verilog Ripple Counter

```
module rip(Q, clk, reset);
       output[n:0] Q;
                              reg [n:0] Q;
       input clk, reset;
       wire q0, q1, q2;
Fig. Com 0-1
         always @(negedge clk or posedge reset)
                                                      // negedge for up counter
          if (reset) Q[0]=0;
                                                       // posedge for down counter
            else begin
            #0.5 \tilde{Q[0]} = \sim Q[0]; // Delay will not synthesize but makes simulation clearer.
            end
          assign q0 = Q[0]; // Subscripted variables cannot be put in trigger lists as clocks.
         always @(negedge q0 or posedge reset)
          if (reset) Q[0]=0;
           else begin
            \#0.5 \ \mathbf{Q}[1] = (\sim \mathbf{Q}[1]);
           end
         assign q1 = Q[1];
         always @(negedge q1 or posedge reset)
          if (reset) Q[2]=0;
           else begin
          #0.5 Q[2] = (\sim Q[2]);
          end
         assign q^2 = Q[2];
    endmodule // rip
```



1

© John Knight Dig Cir p. 245 Revised; November 18, 2003

Slide 123



The Ripple Counter -

Gray Codes

Gray Codes

Glitch-Free Counting

Because they change only one bit at a time, Gray code counters are inherently glitch free. This only applies if one increments by 1. Counting with increments of 2 or more will give glitches.

Types of Gray Codes

Here we define a Gray code as any code that increments with one bit-change at a time. There are thousands of Gray codes. Tracing through the Karnaugh map will show many. A Johnson Counter gives a Gray code.

The reflected Gray code is the most commonly used Gray code

- a. Take the Gray code shown and drop the most significant bit temporarily.
- b. Draw a line half way up the list.
- c. Think of the line as a mirror. Then the numbers below the line are the reflection of those above.

Wrap-Around Gray Codes

Some Gray codes may not wrap around.


Gray Code Counters

Single Bit-Change Counters

- Gray codes are binary encodings of numbers which change only one bit at a time.
- There are many of them.
- Gray codes can be read off a Karnaugh map

Follow a trace through the Karnaugh map. Write down the squares in the order you pass through them.

The common reflected Gray code shown(right).



Another Gray code which starts at 0100 and ends at 1111. Follow the map trace and equate these with binary codes. This one is not a Gray code on overflow.

| CD AB ₀₀ 01 11 10 00 01 11 10 | $0 \approx 0100$ $1 \approx 0000$ $2 \approx 0001$ $3 \approx 0011$ $4 \approx 0010$ $5 \approx 0110$ $6 \approx 0111$ | 8 ≈ 1101 9 ≈ 1100 10 ≈ 1000 11 ≈ 1001 12 ≈ 1011 13 ≈ 1010 14 ≈ 1110 |
|--|--|---|
| 10 | | |



Dig Cir p. 247

© John Knight Revised; November 18, 2003

Slide 124



Gray Code Counters -

Uses Of Gray Code Counters

Uses Of Gray Code Counters

An External Counter Feeding A Synchronous Machine

Overspeed Detector

This detector is reset every second. Starting from zero it counts the number of slots that go by the toothed wheel. If the number of slots goes above the setpoint, the motor is shut down.

It must be manually restarted.

Reliability

L

Depending on the way the counter glitches, this may erroneously shut down the motor.


For the counter in "Binary Counters are Intrinsically Glitchy," p. 241, a set count of 6 could stop the motor when the real count was only 4.

This would not happen too often. The clock would have to rise as the counter was glitching.¹

¹. The ripple counter would not cause a problem here. It can never glitch to a higher number than the actual count.

Uses Of Gray Code Counters

Inputs to Synchronous Systems



Motor Overspeed Control.

The binary counter counts sensor pulses for 1 second. The count is compared with the setpoint register. Set a MAX(pulses/sec) If $\omega > s$ a STOP signal is sent out.

The motor stops when there is no overspeed.

Suggest some problems and their cures.



© John Knight Dig Cir p. 249

Revised; November 18, 2003

Slide 125



Gray Code Counters -

A Brute-Force Gray-Code Counter

A Brute-Force Gray-Code Counter

Coding By Next-State

A Finite-state Machine As a Case Statement

- a. Enter the present state as the test in a case statement
- b. Enter the next state as the result.

A Finite-state Machine As an Excessive Case Statement

A 10 bit counter will have 1024 entries; a 20 bit counter will have 104857 entries. Too much! 5 or 6 flip-flops appear to be a practical limit.

The Alternative To Brute Force; Finite-State Machine (FSM) Coding

State Table For Gray Code.

| State | Nxt St | D Inputs | T Inputs | State | Nxt St | D Inputs | T Inputs |
|----------------|--|----------------|----------------|----------------|--|----------------|----------------|
| $Q_3Q_2Q_1Q_0$ | Q ₃ ⁺ Q ₂ ⁺ Q ₁ ⁺ Q ₀ | $D_3D_2D_1D_0$ | $T_3T_2T_1T_0$ | $Q_3Q_2Q_1Q_0$ | Q3 ⁺ Q2 ⁺ Q1 ⁺ Q0 | $D_3D_2D_1D_0$ | $T_3T_2T_1T_0$ |
| 0000 | 0001 | 0001 | t | 1100 | 1101 | 0001 | t |
| 0001 | 0011 | 0011 | t - | 1101 | 1111 | 0011 | t - |
| 0011 | 0010 | 0010 | t | 1111 | 1110 | 0010 | t |
| 0010 | 0110 | 0110 | - t | 1110 | 1010 | 0110 | - t |
| 0110 | 0111 | 0111 | t | 1010 | 1001 | 0111 | t |
| 0111 | 0101 | 0101 | t - | 1001 | 1001 | 0101 | t - |
| 0101 | 0100 | 0100 | t | 1001 | 1000 | 0100 | t |
| 0100 | 1100 | 1100 | t | 1000 | 0000 | 1100 | t |

Gray Code Counter

| always @(posedge reset or posedge clock) | Step after R | eset |
|--|--------------|-----------|
| if (reset) $Q \le 0$; | (in binary) | Gray Code |
| else | 000 | 000 |
| case (Q) 3'b000: Q <= 3'b001; | 001 | 001 |
| $3'b001: Q \le 3'b001;$ | 010 | 011 |
| $3'b011: Q \le 3'b010;$ | 011 | 010 |
| 3'b010: Q <= 3'b110; 3'b110: Q <= 3'b111; | 100 | 110 |
| $3'b111: Q \le 3'b101;$ | 101 | 111 |
| 3'b101: $\dot{Q} \le 3$ 'b100; | 110 | 101 |
| 3'b100: Q <= 3'b000; default: Q <= 3'bx; | 111 | 100 |
| endcase | | |

An O(2^N) Description

The size of this table goes up with the square of the number N of flip-flops.

- The synthesizer may increase the circuit as O(2^N).
- Certainly the work to enter will increase as O(2^N).

Avoid such descriptions if possible.

Dig Cir p. 251



© John Knight Revised; November 18, 2003

Slide 126




Gray Code Counters -

Finite-State Machine (FSM) Coding for

Finite-State Machine (FSM) Coding for Gray-Code Counters

Maps for D, T and enabled D flip-flops

| Map of D ₃ for flip-flop 3 | Map of D ₂ for flip-flop 2 | Map of D ₁ for flip-flop 1 | Map of D ₀ for flip-flop 0 |
|--|--|---|---|
| Q3Q2 ^Q Q1Q0 | Q3Q2 ^{Q1Q0} | Q3Q2 ¹ Q1Q0 | Q3Q2 ¹ Q1Q0 |
| 00 01 11 10 | 00 01 11 10 | 00 01 11 10 | 00 01 11 10 |
| 00 0 0 0 0 | 00 0 0 0 1 | 00 0 1 1 1 | 00 1 1 0 0 |
| 01 1 0 0 0 | 01 1 1 1 1 | 01 0 0 0 1 | 01 0 0 1 1 |
| 11 1 1 1 1 | 11 1 1 1 0 | 11 0 1 1 1 | 11 1 1 0 0 |
| 10 0 1 1 1 | 10 0 0 0 0 | 10 0 0 1 | 10 0 0 1 1 |
| $D_3 = Q_2 \overline{Q}_1 \overline{Q}_0 + (Q_1 + Q_0)Q_3$ | $D_2 = \overline{Q}_3 Q_1 \overline{Q}_0 + (\overline{Q}_1 + Q_0) Q_2$ | $D_1 = (\sim (Q_3 \bigoplus Q_2))Q_0 + \overline{Q}_1 \overline{Q}_0$ | $\mathbf{D}_0 = (\sim (\mathbf{Q}_3 \oplus \mathbf{Q}_2 \oplus \mathbf{Q}_1))$ |
| Map of T ₃ for flip-flop 3 | Map of T ₂ for flip-flop 2 | Map of T ₁ for flip-flop 1 | Map of T ₀ for flip-flop 0 |
| Q3Q2 ^{1Q0} | $Q_{3}Q_{2}^{(Q_{1}Q_{0})}$ | Q3Q2 ¹ Q1Q0 | Q3Q2 ¹ Q1Q0 |
| 0 0 01 11 10 | ີ່ 0 01 11 10 | ີ່ 0 01 11 10 | ີ້ 00 01 11 10 |
| 00 0 0 0 0 | 00 0 0 0 t | 00 0 t 0 0 | 00 t 0 t 0 |
| 01 t 0 0 0 | 01 0 0 0 0 | 01 0 0 t 0 | 01 0 t 0 t |
| 11 0 0 0 0 | 11 0 0 0 t | 11 0 t 0 0 | 11 t 0 t 0 |
| 10 t 0 0 0 | 10 0 0 0 0 | 10 0 0 t 0 | 10 0 t 0 t |
| $T_3 = (Q_3 \oplus Q_2) \overline{Q}_1 \overline{Q}_0$ | $T_2 = (\sim (Q_3 \bigoplus Q_2))Q_1 \overline{Q}_0$ | $T_1 = (\sim (Q_3 \oplus Q_2 \oplus Q_1) \overline{Q}_0)$ | $T_0 = (\sim (Q_3 \bigoplus Q_2 \bigoplus Q_1 \bigoplus Q_0))$ |
| Map of D ₃ and En 3 | Map of D ₂ and En 2 | Map of D ₁ and En 1 | Map of D ₀ and En 0 |
| $Q_{3}Q_{2}^{(2)}$ | $Q_{3}Q_{2}^{(Q_{1}Q_{0})}$ | $Q_{3}Q_{2}^{(Q_{1}Q_{0})}$ | $Q_{3}Q_{2}^{1}Q_{0}^{0}$ |
| 00 01 11 10 | 00 01 11 10 | 00 01 11 10 | 00 01 11 10 |
| 00 0 d d d | 00 d d d 1 | 00 d 1 1 d | 00 1 1 0 0 |
| 01 <mark>1</mark> d d d | 01 d d d 1 | 01 d 0 0 d | 01 0 0 1 1 |
| 11 <mark>1 d d d</mark> | 11 d d d 0 | 11 d <mark>1 1</mark> d | 11 1 0 0 |
| 10 <mark>0</mark> d d d | 10 d d d <mark>0</mark> | 10 d <mark>0 0</mark> d | 10 0 0 1 1 |
| $D_3=Q_2$ $En_3=\overline{Q}_1\overline{Q}_0$ | $D_2 = \overline{Q}_3$ $En_2 = Q_1 \overline{Q}_0$ | $\mathbf{D_1} = (\mathbf{Q_3} \oplus \mathbf{Q_2}) \qquad \mathbf{En_1} = \mathbf{Q_0}$ | $\mathbf{D}_0 {=} ({\sim} (\mathbf{Q}_3 {\oplus} \mathbf{Q}_2 {\oplus} \mathbf{Q}_1)) \mathbf{En}_0 {=} 1$ |



Complicated Gray

| module | Gray(Q, clk, res | et); | | |
|--------|--|---|---------------|--|
| 0 | umeter n=6; utput[n:1]Q; nput clk, reset; | // Number of T fl reg [n:1]Q; | · · | l procedure outputs. |
| | ays @(posedge clk or po f (reset) Q<=0; else begin | osedge reset) | | |
| | $Q[1] \le (\overline{Q6} \oplus Q5 \oplus Q4)$ $Q[1] \le (\sim (^Q[n:2]));$ | 9 <mark>Q3⊕Q2</mark>); // ← | This one is a | D -FF. |
| | // Toggle FF stat | ements | | |
| 11 | $\begin{array}{l} Q2 <= \mathit{IF}(\ (\overline{Q6} \oplus Q5 \oplus Q) \\ Q[2] <= (\sim(^{Q}[n:2]) \& \end{array}$ | | | $\begin{array}{l} \textit{THEN} \ \overline{\text{Q2}}: \ \textit{ELSE} \ \text{Q2}; \\ ? \text{~Q[2]}: \ \text{Q[2]}; \end{array}$ |
| 11 | Q3 <= <i>IF</i> ($\overline{Q6} \oplus Q5 \oplus Q4$ Q[3] <= (~(^Q[n:3]))&(| | | THEN $\overline{Q3}$: ELSE Q3; ? ~Q[3]: Q[3]; |
| // | $\begin{array}{l} Q4 <= \mathit{IF}(\overline{Q6} \oplus Q5 \oplus Q4)\\ Q[4] <= (\sim(^{Q}[n:4]))\&(\mathbf{Q}) \\ \end{array}$ | | | THEN $\overline{Q4}$: ELSE Q4; ? ~Q[4] : Q[4]; |
| 11 | $Q5 \le IF((Q6 \oplus Q5) \& Q)$ $Q[5] \le (\sim(^Q[n:5]))\& Q$ | | | THEN |
| 11 | Q6 <=/ F(Q6⊕Q5)& Q4 Q[6] <= (^Q[n:5])&(~ Q | | | <i>THEN</i> |
| endmo | end // else dule // Gray | | | |



© John Knight Revised; November 18, 2003

Slide 128

vitesse

Gray Code Counters -

The Gray-Code With Dummy Toggle FF

The Gray-Code With Dummy Toggle FF

Dig Cir p. 255

The logic can be greatly simplified by adding a dummy flip-flop, Q_D , which toggles every cycle. Since Q_0 toggles every 2nd cycle, its toggle can be controlled directly from Q_D . The controls for the other bit simplify as shown below.

| State | Dum | T Inputs | Toggle to | State | Dum | T Inputs | Toggle to | 1 |
|----------------|-------|----------------|---|----------------|----------------|----------------|---|---|
| $Q_3Q_2Q_1Q_0$ | Q_D | $T_3T_2T_1T_0$ | give next state | $Q_3Q_2Q_1Q_0$ | Q _D | $T_3T_2T_1T_0$ | give next state | I |
| 0 0 0 0 | 0 | t | $T_0 = \overline{Q}_D$ | 1 1 0 0 | 0 | t | $T_0 = \overline{Q}_D$ | 1 |
| 0 0 0 1 | 1 | t - | $T_1 = Q_0 Q_D$ | 1 1 0 1 | 1 | t - | T ₁ =Q ₁ Q _D | |
| 0011 | 0 | t | $T_0 = \overline{Q}_D$ | 1 1 1 1 | 0 | t | $T_0 = \overline{Q}_D$ | |
| 0010 | 1 | - t | $T_2 = Q_1 \overline{Q}_0 Q_D$ | 1 1 1 0 | 1 | - t | $T_2 = Q_2 \overline{Q}_1 Q_D$ | |
| 0 1 1 0 | 0 | t | $T_0 = \overline{Q}_D$ | 1010 | 0 | t | $T_0 = \overline{Q}_D$ | |
| 0 1 1 1 | 1 | t - | $T_1 = Q_0 Q_D$ | 1011 | 1 | t - | $T_1=Q_1Q_D$ | |
| 0 1 0 1 | 0 | t | $T_0 = \overline{Q}_D$ | 1001 | 0 | t | $T_0 = \overline{Q}_D$ | |
| 0 1 0 0 | 1 | t | $T_3 = \overline{Q}_1 \overline{Q}_0 Q_D$ | 1000 | 1 | t | $T_3 = \overline{Q}_1 \overline{Q}_0 Q_D$ |] |

Reference: Altera Application Brief 135, Ripple-Carry Gray-Code Counters, Altera Corp, May 1994.

I

| | | Pres | sent | e | | Nex | xt St | tate | | What to Toggle | | | | | |
|--|-------|-------|-------|-------|---------------------------|-------|-------|----------------|-------|----------------|----------------|----------------|----------------|----------------|----|
| <u>T Flip-Flops Circuit</u> | Q_3 | Q_2 | Q_1 | Q_0 | $\mathbf{Q}_{\mathbf{d}}$ | Q_3 | Q_2 | \mathbf{Q}_1 | Q_0 | Q_d | T ₃ | T ₂ | T ₁ | T ₀ | Td |
| (Simplest for People) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | | | Т | Т |
| | 0 | 0 | 0 | (1 | 5 | 0 | 0 | 1 | 1 | 0 | | | Т | | Т |
| | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | | | | т | Т |
| | 0 | 0 | (1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | | т | | | Т |
| | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | | | | т | Т |
| | 0 | 1 | 1 | (1 | 1) | 0 | 1 | 0 | 1 | 0 | | | Т | | Т |
| The T table shows where the bits | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | | | | т | Т |
| toggle between the present state | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | т | | | | Т |
| and the next state. | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | | | | Т | т |
| The circles show how the toggle | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | | | Т | | Т |
| signals are defined by zeros: | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | | | | т | Т |
| $T_d = \underline{1}$ | 1 | 1 | (1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | т | | | Т |
| $T_0 = Q_d$ | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | | | | т | Т |
| $T_1 = Q_0 \underline{Q}_d$ | 1 | 0 | 1 | (1 | 1) | 1 | 0 | 0 | 1 | 0 | | | Т | | Т |
| $T_2 = \underline{Q}_1 \underline{Q}_0 Q_d$ $T_3 = Q_1 Q_0 Q_d$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | | | | т | Т |
| 13 - a1a0aa | 1 | 0 (| 0 | 0 | 1) | 0 | 0 | 0 | 0 | 0 | т | | | | Т |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | | | Т | Т |
| | 0 | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | | | | | Т | Т |



Dig Cir p. 257

© John Knight Revised; November 18, 2003

Slide 129



Gray Code Counters -

The Gray-Code With Dummy Toggle FF

The Most-Significant Bit

In Gray codes the most significant bit is not symmetric with the others. This is why the expression for Q₃ on "Extra FF Gray Code counter" on page 257 does not match "Verilog Extra Flip-Flop Gray-Code Counter," p. 259

Fake Gray Code

A Binary counter can be converted to output Gray code by placing an XOR between each pair of its bits: ... $G_2=B_3\oplus B_2$, $G_1=B_2\oplus B_1$, $G_0=B_1\oplus B_0$. Unfortunately the glitches in the original binary counter will come through and give a "glitchy Gray Code" output.

Verilog Extra Flip-Flop Gray-Code Counter module SimplGray(Q, clk, reset); parameter n=6; // Number of T flip-flops output[n:1]Q; reg [n:1]Q; // Register all procedure outputs. input clk, reset; reg Qd; always @(posedge clk or posedge reset) begin if (reset) Begin Q<=0; Qd<0; end else begin // Toggle FF statements ~Qd; Qd <= $Q[0] \le (\sim Qd)$? ~Q[0]: Q[0]; $Q[1] \le ({Q[0],Qd} = 2'b11)$? ~Q[1]:Q[1]; $Q[2] \le ({Q[1:0], Qd} = =3'b101)$? ~Q[2]:Q[2]; $Q[3] \le ({Q[1:0], Qd} = =4'b1001)$? ~Q[3]:Q[3]; $Q[4] \le ({Q[3:0], Qd} = 5'b10001)$? ~Q[4]:Q[4]; ? ~Q[5]: Q[5]; WRONG FOR END $Q[5] \le ({Q[4:0], Qd} = =6'b100001)$ end // else end //begin for always endmodule //SimplGray © John Knight Carleton

Gray Code Counters -

The Gray-Code With Dummy Toggle FF

Slide 130

vitesse

The Bit-Serial Adder

Revised; November 18, 2003

- This adder adds one bit per clock cycle. It adds strings of bits coming in serially and sends out the result as a serial stream.
- An 8-bit ripple-carry adder takes 8 carry propagation delays to add.
- An 8-bit serial adder need only wait for max(carry output, sum output)

Dig Cir p. 259


in each clock cycle.

However it takes eight clock cycles.

• The 8-bit, bit-serial adder is slower than an 8-bit parallel adder, but not 8 times slower since (or if) the clock can be made faster.

The Bit-Serial Adder

The Smallest, Lowest-Power, And Slowest Adder



Words a[7:0] and b[7:0] come in serially. S[7:0] feeds out serially. The initial carry-in C_0 =0. Subsequent carry-ins are the carry-out from the last cycle.

It takes 8 clock cycles to add 8 bits.

However the clock can run much faster than it can for a parallel adder.

The circuit is very small.

The power used is small.

The sum bits do not reverse as carries propagate through.



Dig Cir p. 261

© John Knight Revised; November 18, 2003

Slide 131



The Bit-Serial Adder -

The Gray-Code With Dummy Toggle FF