## Linear Feedback Shift Registers (LFSR)

A type of circuit made from XOR $\bigoplus$ and $D$ ff which give repeatable "random" numbers.


Internal circuit, XORs inside shift reg.


External circuit, XORs outside shift reg.

## Linear Feedback Shift Registers

## Properties

[^0]
## Math

The connections to the feedback loop are given placeholder names which are powers of X .
One end is always $X^{0}=1$, the other is always $X^{n}$. The others are $X^{k}$ if there is an XOR connection at $k$.
The powers of $X$ define a polynomial.
If the polynomial is what we call primitive, the circuit will sequence through $2^{\mathrm{N}}-1$ numbers for N flip-flops. Else it will have several shorter sequences and will not be much use.

## Circuits

There are four circuits with the same polynomial and close to the same properties:
An internal circuit.
An external circuit.
An internal circuit with the connections and labelling reversed An external circuit with the connections and lab
The polynomials are the same. If one is primitive they both are.
However the sequencing of the numbers will be different.


## Primitive Polynomials

They are listed in many books. ${ }^{1}$

[^1]
## . Linear Feedback Shift Registers .

## Linear Feedback Shift Registers

## Properties of LFSR

## Names

- Linear-Feedback Shift-Register ( LFSR), Pseudo-Random-Number Generators, Polynomial Sequence Generators etc., etc.
- Individual circuits have polynomial names related to their connections; i.e. $\mathbf{1 + X + X}{ }^{4}$
| . Can deduce the properties of the circuit from its polynomial. (and a math degree)
- Use certain polynomials called primitive.


## Circuit

- Uses only a few (1 to 3) XOR gates, and D flip-flops.
- Internal circuit is very fast. Max delay = (1 XOR delay) + (1 D ff delay).
| - Primitive polynomials have $2^{\mathrm{N}}-1$ sequential states.
- The all zero state is always isolated. If you reset a LFSR at the start, it locks up in the all zero state.


## Randomness (primitive polynomials)

- It obeys $\mathbf{1 5}$ of $\mathbf{2 5}$ standard statistical tests
- Consecutive numbers have a shift register relation (particularly external). Columns are identical but displaced (see background shading).
- No number is repeated until the complete sequence is done.
- Mean $=-1 /\left(2^{\mathrm{N}}-1\right) \Rightarrow$ slight dc bias There is one more 1 than there are 0 s in any column.

Carleton
university

Linear Feedback Shift Registers -

## Linear-Feedback Shift-Registers (cont.)

## Properties

Size
A LFSR takes less area than any other common counter except a ripple counter.
The ripple counter is not synchronous and much harder to interface reliably.
Speed
A LFSR is faster than any other common counters except the Mobius counter.

## Counting

## Applications

Where one needs to count a fixed time, but do not need to need arithmetic compatible intermediate values.
Time out counts; shut off the screen if no one touched the keyboard for $2^{\mathrm{N}}-1$ seconds.
Send an input to the control computer every 100 ms , reboot if no response.
Cycling through addresses for refreshing DRAM. T he order of refresh does not matter. Not going through address 0000 might matter.

1. PROBLEM

In any LFSR, insert the following circuit between two adjacent flipflops which were not previously connected through an XOR. The previous state graph will have looked like that of the "Linear-Feedback Shift-Registers (cont.)," p. 220.
(a) What will the new state graph look like?
(b) What will happen if you start by resetting all the flip-flops?


## Linear-Feedback Shift-Registers (cont.)

Example of a Nonprimitive Polynomial


## © John Knight

Revised; November 18, 2003

Vitesse
Slide 111

Linear Feedback Shift Registers -
Linear-Feedback Shift-Registers (cont.)
| Minimal Hardware, Primitive Polynomials
$\begin{array}{llllll}1+x+x^{2} & 1+x+x^{3} & 1+x+x^{4} & 1+x^{2}+x^{5} & 1+x+x^{6} & 1+x^{1}+x^{7} \\ 1+x+x^{5}+x^{6}+x^{8} & 1+x^{4}+x^{9} & 1+x^{3}+x^{10} & 1+x^{2}+x^{11} & 1+x^{3}+x^{4}+x^{7}+x^{12} \\ 1+x^{2}+x^{3}+x^{4}+x^{13} & 1+x+x^{15} & 1+x^{2}+x^{3}+x^{5}+x^{16} & 1+x^{3}+x^{17} & 1+x^{7}+x^{18} & 1+x^{3}+x^{20} \\ 1+x^{2}+x^{21} & 1+x+x^{22} & 1+x^{5}+x^{23} & 1+x+x^{3}+x^{4}+x^{24} & 1+x^{3}+x^{25} & 1+x+x^{7}+x^{8}+x^{26}\end{array}$

- For N flip-flops, one seems to only need 3 or fewer XOR gates.


## Starting

- All LFSR lockup in the all zero state. A very reliable circuit would check if the flip-flops are all zero and inject a one. Less reliable circuits will initialize some of the flip-flops to one.


## Randomness

- The numbers as integers look random. The numbers as bit patterns show the shifting strongly.
- Some applications, like testing with random numbers, scramble the leads going to the various flipflops. This gives a better test for multipliers or barrel shifters.


## Bias

- Some communication circuits do not like inputs that have a dc bias. To make a random generator that has no bias, and includes zero, Take the output of the most significant bit of the generator though an inverter. This will change $100 \ldots 0$, the most negative 2 's complement number, into $000 \ldots 0$, and balance the plus and minus numbers


## 2. PROBLEM

Modify the Verilog code for the shift register to make a LFSR for 7 flipflops $\left(1+x+x^{7}\right)$.

| dec | $\begin{gathered} \text { 2's } \\ \text { compl } \end{gathered}$ |  |
| :---: | :---: | :---: |
| 3 | 011 | $011 \rightarrow 111$ |
| 2 | 010 | $010 \rightarrow 110$ |
| 1 | 001 | $001 \rightarrow 101$ |
| 0 | 000 | -000 |
| -1 | 111 | $111 \rightarrow 011$ |
| -2 | 110 | $110 \rightarrow 010$ |
| -3 | 101 | $101 \rightarrow 001$ |
| -4 | 100 | $\begin{array}{cl} \text { LFSR } & \text { LFSR } \\ \text { (no zero) } & \begin{array}{l} \text { Lith } \\ \text { inverter } \end{array} \\ \hline \end{array}$ |

## . Linear Feedback Shift Registers .

## Verilog LFSR

| - One can specify a subset of bits like Reg[4:2].

- One must not reset a LFSR to 0.
module LFSR2(Reg, clk, reset); parameter $\mathrm{n}=4$ // Change more than n to change LFSR length. output[n:1]Reg; reg [ $\mathrm{n}: 1]$ Reg; input clk reset;

> always @ (posedge clk
> or posedge reset)
if
(reset) Reg <=1;
else
$\operatorname{Reg}<=\left\{\operatorname{Reg}[n-1: 2], \operatorname{Reg}[n]^{\wedge} \operatorname{Reg}[1], \operatorname{Reg}[n]\right\} ;$
endmodule //LFSR2

## Nonblocking Assignment

The <= assignment in procedures is called nonblocking.
The variables on the right of <= are captured in parallel on the @ trigger.
The variables on the left are always calculated from these initial values.

- It is a master-slave like operation.
- If one uses nonblocking anywhere in a procedure one must use it everywhere.



## - Linear Feedback Shift Registers.

## Application of the LFBSR:

The Circular Queue (FIFO)
Locating Queue Empty and Queue Full require comparing present and previous pointers A shift-register can remember its previous state using 1 extra ff.
LFSR is smaller and faster than a binary counter.
The strange counting order of the LFSR does not matter.


Canversity
Dig Cir p. 225
© John Knight
Revised; November 18, 2003

Vitesse

Verilog LFSR
Linear Feedback Shift Registers -
Applications of LFSR
Circular Queue or First-In-First-Out Register


## Binary Counters

Binary Up-Counter
Simplest Circuit Uses T Flip-Flops
(Simplest for People)
A 4-bit binary counter


The T table shows where bits toggle going between the present state and the next state.
The circles show how the toggle signals are defined by ANDs:
$\mathrm{T} 1=\mathrm{Q}_{0}$
$T 2=Q_{1} Q_{0}$
$T 3=Q_{2} Q_{1} Q_{0}$
$T C=Q_{3} Q_{2} Q_{1} Q_{0}$

## Propagation Delay

| Notice the ripple carry. All binary counter have this speed limiting carry.

| Present State |  |  |  | Next State |  |  |  | What to Toggle |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ |  |  |  |  | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ |  |  |  |  |  | $\mathrm{T}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  | T |
| 0 | 0 | 0 | 1 |  | 0 | 1 | 0 |  |  |  | T | T |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |  |  | T |
| 0 | 0 | (1 | 1 | D | 1 | 0 | 0 |  | T |  | T | T |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  |  | T |
|  | 1 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  | T | T |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |  |  |  |  | T |
|  | 1 | 1 | $1$ | 1 | 0 | 0 | 0 | T | T |  | T | T |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  | T |
|  | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  | T | T |
|  | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |  |  | T |
|  | 0 | 1 |  | 1 | 1 | 0 | 0 |  | T |  | T | T |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  | T |
|  | 1 | 0 | 1 |  | 1 | 1 | 1 |  |  |  | T | T |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  | T |
|  | 1 | 1 |  | 0 | 0 | 0 | 0 | T |  |  | T | T |

Carleton
university
Dig Cir p. 227
© John Knight
Revised; November 18, 2003

Revised; November 18, 2003

## Vitesse

## Binary Up-Counter

## Binary Up-Counter

## Design of the Counter

The Karnaugh maps for the toggle inputs are given below. Many people are more used to them, and they are much less error prone than picking bits off the state tables.

| Map for T3 |  |  |  |  | Map for T2 |  |  |  |  | Map for T1 |  |  |  |  | Q Map for T0 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{ccccc} Q_{1} Q_{0} & \text { Map 1or } & \\ Q_{3} Q_{2} & 00 & 01 & 11 & 10 \end{array}$ |  |  |  |  |  |  |  |  |  | $\begin{array}{lllll}Q_{3} Q_{2} & 00 & 01 & 11 & 10\end{array}$ |  |  |  |  |
| 00 | 0 | 0 | 0 | 0 | 00 | 0 | 0 | 1 | 0 | 00 | 0 | 1 | 1 | 0 | 00 | 1 | 1 | 1 | 1 |
| 01 | 0 | 0 | 1 | 0 | 01 | 0 | 0 | 1 | 0 | 01 | 0 | 1 | 1 | 0 | 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 1 | 0 | 11 | 0 | 0 | 1 | 0 | 11 | 0 | 1 | 1 | 0 | 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 | 10 | 0 | 0 | 1 | 0 | 10 | 0 | 1 | 1 | 0 | 10 | 1 | 1 | 1 | 1 |

## Simplicity

This counter looks much simpler than most textbook counters. However if one implements it with D flip-flops, converting to enabled toggle flip-flop requires an XOR for each flip-flop. Thus it is simple for the designer, but it is only apparent simplicity.

## Speed

The binary counter is one form of binary adder. The slow carry chain is present. For long counts the carry chain and counter will be quite slow
To get around this one could use a LFSR. It will count quickly, but one cannot do arithmetic on its result. One cannot easily tell if the signal is greater than some reference. One can only tell equality easily.

## Binary Down-Counter

## T Flip-Flops Circuit

(Simplest for People) A 4-bit binary down counter


The T table shows where the bits toggle in going to the next state.
The circles show how the toggle signals are defined by zeros:
I

$$
\begin{array}{ll}
T_{1}(L)=Q_{0} & =Q_{0} \\
T_{2}(L)=Q_{1} Q_{0} & =Q_{1}+Q_{0} \\
T_{3}(L)=Q_{2} Q_{2} Q_{1} Q_{0} & =Q_{2}+Q_{1}+Q_{0} \\
T_{c}(L)=Q_{3} Q_{2} Q_{1} Q_{0}=Q_{3}+Q_{2}+Q_{1}+Q_{0}
\end{array}
$$

I
$T(L)$ means a " 0 " togles the flip-flop.

| $\begin{array}{\|l\|l\|} \hline \text { Present State } \\ Q_{3} & Q_{2} \\ Q_{1} & Q_{Q} \\ \hline \end{array}$ | $\begin{gathered} \text { Next State } \\ Q_{3} Q_{2} Q_{1} Q_{0} \end{gathered}$ | What to Toggl$\mathrm{T}_{3} \mathrm{~T}_{2} \mathrm{~T}_{1} \mathrm{~T}_{0}$ |  |
| :---: | :---: | :---: | :---: |
| $00 \bigcirc$ | $\begin{array}{llll}1 & 1 & 1\end{array}$ |  |  |
| $\begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | $1 \begin{array}{lll}1 & 1\end{array}$ |  | T |
| $\begin{array}{llll}1 & 1 & 1 & 0\end{array}$ | 110 |  | T |
| $\begin{array}{llll}1 & 1 & 0 & 1\end{array}$ | $1 \begin{array}{llll}1 & 1 & 0\end{array}$ |  | T |
| 1100 | 101 | T | T |
| $1 \begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ |  | T |
| $\begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | 100 |  | T |
| $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | $1 \begin{array}{llll}1 & 0 & 0 & 0\end{array}$ |  | T |
| 100 | $\begin{array}{llll}1 & 0 & 0\end{array}$ | T T | T |
| 011 | $\begin{array}{lll}1 & 1 & 0\end{array}$ |  | T |
| 0 | 0 1 0 |  | T T |
| 001001 | 0 1 100 |  | T |
| 00100 | 0001 | T | T T |
| $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | $0 \begin{array}{llll}0 & 1 & 0\end{array}$ |  | T |
| $\begin{array}{llll}0 & 0 & 1 & 0\end{array}$ | $0 \begin{array}{lll}0 & 0 & 1\end{array}$ |  | T |
| 0 0 0 | 0 0 000 |  | T |

## Binary Down-Counter

## Design of the Counter

This counter is very much like the up-counter. The difference is the toggle signals are generated by checking for groups of zero flip-flop outputs, such as $\bar{Q}_{2} \bar{Q}_{1} \bar{Q}_{0}$. Using DeMorgan's theorem changes these terms to a chain of OR gates instead of AND gates.

## Up-Down Counters

A controllable up-down counter is made by switching between the up and down circuits.


T3 = (up_dwn) ? Cup : (~Cdwn);
Cup = Q_1\&Cup_1
Cdwn = Q_1\&Cdwn_1

## - Binary Counters .

## Preloadable Counters

## Constructed from the Basic Counter Module


Carleton $\quad$ © John Knight $\quad$ Slide $116 \quad$ Revised; November 18,2003

Binary Counters •

## Preloadable Counters

## Hiearchy

The preloadable counter is a hierarchy of modules starting with a D flip-flop.
a. D flip-flop
b. Preloadable D flip-flop
c. Preloadable T flip-flop
d. The Counter Module With AND Gate.
e. The Preloadable Up-Counter

## IEEE Symbols

The PR input changes the mode. The number 3 was picked for the mode. In mode 3, the circuit (C) and (D) do a preload on the clock edge. The " $3,1 \mathrm{D}$ " says that in mode 3 and (comma and) on the " 1 " signal edge this is a D input.
The control number in the MUX was changed to 2 because, in this symbol, 1 was already used by the clock.
Any numbers can show a connection between a control an what it controls. However the number must be the same at both sides. Thus 2 controls 2 .

## Preloadable Counters (cont.)

## Counters That Count to Something Besides $2^{N}$



## Carleton <br> university

Dig Cir p. 233

## Preloadable Counters (cont.)

## IEEE Counter Symbol

The symbol is divided into 5 special modules and a common T shaped $\square$ control block.

- The control block contains the letters CTR 5 to show the circuit is basically a 5 bit counter.
- The common mode control "M3" for preloading.
- The common clock input "C1/3+ ." The " + " says the counting is binary and upwards unless one is in mode 3. The C1 says it functions as a clock independent of mode.
- "+" after the clock input is an up counter. "-" after the clock input is a down counter.


## Counting to $\mathrm{M} \neq \mathbf{2}^{\mathrm{N}}$

## Decode Terminal Count

Decode, with the equivalent of a many input AND gate, the final count. Use that to activate the preload and load zero. This allows the counting to go upwards.

## Preload the Maximum Count and Count Down

At the start of counting, loading the maximum count and count down.
| Alternately load the two's complement of the maximum count, and count up.
This is a better method if the desired count keeps changing. One does not need a different AND gate for each count.

## - Binary Counters .

## A Verilog Preloadable Up/Down Counter

```
module UpDwn(Q, updwn, X, pr, clk, reset);
parameter n=4;
input [n-1:0] X; // The number to preload into counter
input pr, updwn, // preset control, up(H)/down(L)
    clk, rst;
    // clock, asynchronous reset
output[n-1:0] Q;
wire [n-1:1] Cup, Cdwn; // The carries for up and down counting.
    pr_T_ff ff0(Q[0],X[0], 1, pr,clk,rst);
    cntr cir1(Q[1],Cup[1],Cdwn[1],Q[0],Q[0],updwn, X[1],pr, clk,rst);
    cntr cir2(Q[2], Cup[2],Cdwn[2],Cup[1],Cdwn[1],updwn, X[2], pr, clk, rst);
    cntr cir3(Q[3],Cup[3],Cdwn[3],Cup[2],Cdwn[2],updwn,X[3], pr, clk,rst);
    endmodule UpDwn
```


© John Knight
Revised; November 18, 2003
Slide 118

Vitesse

Named Module Connections (Named

## A Verilog Preloadable Up/Down Counter (cont)

## A Counter Module

The four components on the diagram are easily spotted in the code.

- The flip-flop is the module call.
pr_T_ff ff1(Qi, Xi,Ti, pr, clk, reset);
- The \& gate

$$
\text { Cup }=\text { Cup } \_1 \& Q i \text {, }
$$

- The OR "|" gate.

> Cdwn= Cdwn_1 | Qi,

- The MUX

Ti=(updwn) ? Cup_1 : ~Cdwn_1;

## This Module is Structual

The connections are described. Not the operation.

## Named Module Connections (Named Ports)

The connections between a module definition and its instantiation have been made by position.
The shaded box shows how to make the connections by using the module port name.
<port name used in the original definition>.(<wire/reg name connecting this particular instantiation>) .T(Ti)
For small modules position is simpler.
For large modules name is better. Errors in position are easy to make with 20 or more variables.

Note this has nothing to do with call by name/call by value described in programming courses.

## A Verilog Preloadable Up/Down Counter

```
module cntr(Qi,Cup,Cdwn, Cup_1,Cdwn_1, updwn, Xi, pr, clk, rst);
    input Cup_1, Cdwn_1, updwn, Xi, pr, clk, rst;
    output Qi, Cup, Cdwn;
    wire Ti;
    assign
        Cup = Cup_1 \& Qi,
        Cdwn = Cdwn_1 \(\mid\) Qi,
        Ti = (updwn) ? Cup_1: ~Cdwn_1;
        pr_T_ff ffByPos( \(\overline{\mathrm{Q}} \mathrm{i}, \mathrm{X}, \mathrm{Ti}, \mathrm{pr}, \mathrm{clk}\), rst);
```

    // Alternate connection of module ports (arguments) by name.
    // The position of the argument is no longer important.
// pr_T_ff ff ByName(.X(Xi), .T(Ti), .Q(Qi), .RST(rst), .CLK(clk), .PR(pr);


## A Verilog Preloadable Up/Down Counter (cont)

## The Flip-Flop Module

This module follows the classic flip-flop standard:

- All outputs, or variables on the right-hand-side of a procedure must be of type reg. reg Qi;
- The flip-flop is edge triggered, @, and has an asynchronous reset.
always @ (posedge clk or posedge reset)
The asynchronous reset allows the system to be placed in a known state during start-up. Synchronous reset requires the co-operation of the clock. A system with clock and clock/2 for example, has to be carefully planned to reset properly using synchronous reset.
- The nonblocking assignment "<=" is used.
$\mathrm{Qi}<=(\mathrm{pr}) ? \mathrm{Xi}: \mathrm{Qi}^{\wedge} \mathrm{Ti}$;
Thus flip-flop outputs, fed back into flip-flop inputs, always use the previous values for inputs.
For example $\mathrm{Q}[2]<=\mathrm{Q}[1] ; \mathrm{Q}[1]<=\mathrm{Q}[2]$; always exchanges $\mathrm{Q}[1]$ and $\mathrm{Q}[2]$.


## The Interaction of XOR and Toggle

The logic for $\mathrm{Qi}^{\wedge} \mathrm{Ti}$ requires a little thought:
Qi is the fed back flip-flop output.
Ti is the toggle enable.

- When $\mathrm{Ti}=1$, the flip-flop toggles i.e. $\sim \mathrm{Qi}$ is fed back.
- When $\mathrm{Ti}=0$, the flip-flop holds is old value, i.e. Qi is fed-back.

This reduces to $\mathrm{Qi}<=\mathrm{Qi}^{\wedge} \mathrm{Ti}$.

## - Binary Counters .

## A Verilog Preloadable Up/Down Counter (cont)

```
module pr_T_ff(Q, X, T,PR,CLK,RST);
    input \(\mathrm{X}, \mathrm{T}, \mathrm{PR}, \mathrm{CLK}, \mathrm{RST}\);
    output Q ; reg Q ;
    always @ (posedge CLK or posedge RST)
    begin
        if (RST)
            Q <= 0;
        else
            \(\mathrm{Q}<=(\mathrm{PR}) ? \mathrm{X}: \mathrm{Q}^{\wedge} \mathrm{T} ; \quad / /\) It is \(\sim\left((\sim \mathbf{Q})^{\wedge} \mathrm{T}\right)\) )
    end // always
endmodule // pr_T_ff
```




## Glitches in Counters

## All binary counters are glitchy

Binary is a glitchy way to count. Every second increment changes several bits at once.
If several variables change at once, one must really change first. until the second one changes, there is a glitch.

## Synchronous Circuits and Glitches

Counter glitches come after the clock edge. There is a short delay for the clock to propagate to the output of the flipflops. Then the glitches come.
However the glitches do no real damage unless:
They are fed to some high speed output which can respond to glitches.
They are captured by some flip-flop.
In normal synchronous circuits, all flip-flops are driven by the same clock. Glitches come to late to be captured by one clock edge, and too early to be captured by the next edge. Thus counter glitches are not problem in synchronous design.

## Glitches can be Latched With Asynchronous Clocks

With two clocks running asynchronously, the second clock may come at any time with respect to the first. The register may clock just as the counter is sending out glitches. Then the glitches become a permanent erroneous signal in the system.

## - Binary Counters .

## Glitches In Binary Counters

## Binary Counters are Intrinsically Glitchy



## The Ripple Counter

## The Glitchiest of the Glitchy Counters

Because each clock pulse must ripple through the flip-flops, the flip-flops never switch at the same time. In the binary counter one could, with well balanced flip-flops, have all the bits change at once.

## The Bad Ripple Counter

- The counter is not synchronous. It has N different clocks.

If one puts gates between the flip-flops to make an up-down or preloadable counter, any glitches on those gates may clock part of the counter.

- The ripple time through the N flip-flops is very long. It may take a long time for the final reading to settle after a clock pulse.
- The counter gives out many transient wrong counts before it reaches the final count.
- Testing people, who use scan testing, cannot tolerate anything except a true clock going to a flip-flop clock input.


## The Good Ripple Counter

- Very small area.
- Very fast toggle rate. As long as the first flip-flop has flipped, one can change the clock again. The rest of the count will ripple down the counter, One can have several counts rippling down.
- Very low power. Power is used only when a flip-flop flips. Further they only flip if they are going to change and they flip only once per increment.
- If (i) the clock flips the first flip-flop, (ii) the counter finishes before the next clock edge, (iii) testing can be performed, then the counter can be contained within a synchronous circuit.


## Application

Every digital watch has a long ripple-counter chain.

## The Ripple Counter

## Glitches Galore

The Ripple Up Counter

- The counter is not synchronous

All flip-flops are not run from one clock.

- The counter gives many, wide glitches on half the counts.
- The carry chain is very slow.

They are one of the slowest counters.


## In Praise of Ripple Counters

- They are the simplest, smallest counter.
- They are slow to complete the count, but the input (clk) can run at the flip-flop toggle rate.
- They have very low power consumption.


## Verilog Ripple Counter_

## Triggering on nonclocks

The "@" statement
The @ is a "wait at this point" in the procedure until the trigger is satisfied.
One might think
always @(negedge clk)
@ (negedge a[0])
@ (negedge a[1] . .
would properly ripple through the counter. It will not!
The counter does not ripple the full length every time. When it only goes part way, it will ripple only until it hits the first $\mathrm{a}[\mathrm{i}]$ that does not change. Then it will sit there forever waiting for the trigger.

## The name change $\mathbf{O [ i ]}$ to qi

Synthesizers usually do not like bits of an array as a clock veriable.

## Parallel Constructs

The counter is coded with "parallel" always blocks. They are triggered independently.
The clk will trigger the first block. If $\mathrm{a}[0]$ rises that will trigger the next block.
If a[0] does not rise, nothing will happen until the clock rises again.

## Delays

The delays, \#0.5 delays the output of the statement by 0.5 time units. This makes it appear as though each flip-flop has a 0.5 unit propagation delay. The delays have no meaning for synthesis.

## Reset

Reset is put in as a trigger. Any reset will immediately take effect on all flip-flops.

[^2]
## - The Ripple Counter .

```
A Verilog Ripple Counter
    module rip(Q, clk, reset);
        output[n:0] Q; reg [n:0] Q;
        input clk, reset;
        wire q0, q1, q2;
    Fig. Com 0-1
                always @(negedge clk or posedge reset) // negedge for up counter
                if (reset) Q[0]=0; // posedge for down counter
                else begin
                #0.5 Q[0] = ~Q[0]; // Delay will not synthesize but makes simulation clearer.
                end
                assign q0 = Q[0]; // Subscripted variables cannot be put in trigger lists as clocks.
                always @(negedge q0 or posedge reset)
                if (reset) Q[0]=0;
                else begin
                #0.5 Q[1] = (~Q[1]);
            end
            assign q1 = Q[1];
| always @(negedge q1 or posedge reset)
                if (reset) Q[2]=0;
                else begin
                #0.5 Q[2] = (~Q[2]);
                end
                assign q2 = Q[2];
    endmodule // rip
```

Carleton
Dig Cir p. 245

## Gray Codes

## Glitch-Free Counting

Because they change only one bit at a time, Gray code counters are inherently glitch free. This only applies if one increments by 1 . Counting with increments of 2 or more will give glitches.

## Types of Gray Codes

Here we define a Gray code as any code that increments with one bit-change at a time. There are thousands of Gray codes. Tracing through the Karnaugh map will show many. A Johnson Counter gives a Gray code.
The reflected Gray code is the most commonly used Gray code
a. Take the Gray code shown and drop the most significant bit temporarily.
b. Draw a line half way up the list.
c. Think of the line as a mirror. Then the numbers below the line are the reflection of those above.

## Wrap-Around Gray Codes

Some Gray codes may not wrap around.

## - Gray Code Counters .

## Gray Code Counters

## Single Bit-Change Counters

- Gray codes are binary encodings of numbers which change only one bit at a time.
- There are many of them.
- Gray codes can be read off a Karnaugh map

Follow a trace through the Karnaugh map. Write down the squares in the order you pass through them.
The common reflected Gray code shown(right).


Another Gray code which starts at 0100 and ends at 1111.
Follow the map trace and equate these with binary codes.
This one is not a Gray code on overflow.

| $C D^{A B} 00$ |  |  | 11 | 10 | $0 \approx 0100$ | $8 \approx 1101$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 |  |  |  |  | $1 \approx 0000$ | $9 \approx 1100$ |
|  |  |  |  | ) | $2 \approx 0001$ | $10 \approx 1000$ |
| 01 | 1 |  |  |  | $3 \approx 0011$ | $11 \approx 1001$ |
| 11 |  |  |  |  | $4 \approx 0010$ | $12 \approx 1011$ |
|  |  |  |  | , | $5 \approx 0110$ | $13 \approx 1010$ |
| 10 |  |  |  | , | $6 \approx 0111$ | $14 \approx 1110$ |
|  |  |  |  |  | $7 \approx 0101$ | $15 \approx 1111$ |

Carleton
UNIVERSITY
Dig Cir p. 247
© John Knight Revised; November 18, 2003

Gray Code Counters •

## Uses Of Gray Code Counters

## An External Counter Feeding A Synchronous Machine

## Overspeed Detector

This detector is reset every second.
Starting from zero it counts the number of slots that go by the toothed wheel.
If the number of slots goes above the setpoint, the motor is shut down.
It must be manually restarted.

## Reliability

Depending on the way the counter glitches, this may erroneously shut down the motor.
| For the counter in "Binary Counters are Intrinsically Glitchy," p. 241, a set count of 6 could stop the motor when the real count was only 4.
This would not happen too often. The clock would have to rise as the counter was glitching. ${ }^{1}$

[^3]
## - Gray Code Counters .

## Uses Of Gray Code Counters

Inputs to Synchronous Systems


## Motor Overspeed Control.

The binary counter counts sensor pulses for 1 second.
The count is compared with the setpoint register. Set a MAX(pulses/sec)
If $\omega>\mathbf{s}$ a STOP signal is sent out.
The motor stops when there is no overspeed.
Suggest some problems and their cures.
© John Knight
UNIVERSITY
Revised; November 18, 2003
Slide 125

## Vitesse

Gray Code Counters •
A Brute-Force Gray-Code Counter

## A Brute-Force Gray-Code Counter

Coding By Next-State
A Finite-state Machine As a Case Statement
a. Enter the present state as the test in a case statement
b. Enter the next state as the result.

A Finite-state Machine As an Excessive Case Statement
A 10 bit counter will have 1024 entries; a 20 bit counter will have 104857 entries. Too much!
5 or 6 flip-flops appear to be a practical limit.
The Alternative To Brute Force; Finite-State Machine (FSM) Coding
State Table For Gray Code.

| $\begin{gathered} \text { State } \\ \mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Nxt St } \\ \mathrm{Q}_{3}{ }^{+} \mathrm{Q}_{2}{ }^{+} \mathrm{Q}_{1}{ }^{+} \mathrm{Q}_{0} \end{gathered}$ | $\begin{gathered} \text { D Inputs } \\ \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { T Inputs } \\ & \mathrm{T}_{3} \mathrm{~T}_{2} \mathrm{~T}_{1} \mathrm{~T}_{0} \\ & \hline \hline \end{aligned}$ | $\begin{gathered} \text { State } \\ \mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0} \\ \hline \end{gathered}$ | $\begin{gathered} \text { Nxt St } \\ \mathrm{Q}_{3}{ }^{+} \mathrm{Q}_{2}{ }^{+} \mathrm{Q}_{1}{ }^{+} \mathrm{Q}_{0} \end{gathered}$ | $\begin{gathered} \hline \text { D Inputs } \\ \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { T Inputs } \\ & \mathrm{T}_{3} \mathrm{~T}_{2} \mathrm{~T}_{1} \mathrm{~T}_{0} \\ & \hline \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0001 | 0001 | - - t | 1100 | 1101 | 0001 | -- t |
| 0001 | 0011 | 0011 | - - t - | 1101 | 1111 | 0011 | - - t - |
| 0011 | 0010 | 0010 | - - t | 1111 | 1110 | 0010 | - - t |
| 0010 | 0110 | 0110 | - t-- | 1110 | 1010 | 0110 | - t - - |
| 0110 | 0111 | 0111 | - - t | 1010 | 1001 | 0111 | - - t |
| 0111 | 0101 | 0101 | - - t - | 1001 | 1001 | 0101 | - - t - |
| 0101 | 0100 | 0100 | - - t | 1001 | 1000 | 0100 | - - t |
| 0100 | 1100 | 1100 | t- | 1000 | 0000 | 1100 | t-. |

## - Gray Code Counters .

## Gray Code Counter

always @(posedge reset or posedge clock) if (reset) $\mathrm{Q}<=0$;
else
case (Q)
3'b000: Q <= 3'b001;
3'b001: $\mathrm{Q}<=3$ 'b011;
3'b011: Q <= 3'b010; 3'b010: Q <=3'b110; 3'b110: Q <= 3'b111; 3'b111: Q <= 3'b101; 3'b101: Q <=3'b100; 3'b100: Q <= 3'b000; default: $\mathrm{Q}<=3$ 'bx;
endcase

| Step after Reset <br> (in binary) |  |
| :---: | :---: |
| 000 | Gray Code |
| 001 | 000 |
| 010 | 011 |
| 011 | 010 |
| 100 | 110 |
| 101 | 111 |
| 110 | 101 |
| 111 | 100 |
|  |  |

## An $\mathrm{O}\left(2^{\mathrm{N}}\right)$ Description

The size of this table goes up with the square of the number N of flip-flops.

- The synthesizer may increase the circuit as $\mathrm{O}\left(2^{\mathrm{N}}\right)$.
- Certainly the work to enter will increase as $\mathrm{O}\left(2^{\mathrm{N}}\right)$.

Avoid such descriptions if possible.

## Vitesse

Gray Code Counters
Finite-State Machine (FSM) Coding for

## Finite-State Machine (FSM) Coding for Gray-Code Counters

Maps for $\mathrm{D}, \mathrm{T}$ and enabled D flip-flops


## - Gray Code Counters .

## Design Methods for Gray Code Counters

## Five Design Methods

1. Lookup Table
2. D Flip-Flops

$\mathrm{D}_{3}=\mathrm{Q}_{2} \overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{0}+\left(\mathrm{Q}_{1}+\mathrm{Q}_{0}\right) \mathrm{Q}_{3} \quad \mathrm{D}_{2}=\overline{\mathrm{Q}}_{3} \mathrm{Q}_{1} \overline{\mathrm{Q}}_{\mathbf{0}}+\left(\overline{\mathbf{Q}}_{1}+\mathrm{Q}_{0}\right) \mathrm{Q}_{2} \quad \mathrm{D}_{1}=\left(\sim\left(\mathrm{Q}_{3} \oplus \mathrm{Q}_{2}\right)\right) \mathrm{Q}_{0}+\overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{\mathbf{0}} \quad \mathrm{D}_{\mathbf{0}}=\left(\sim\left(\mathrm{Q}_{3} \oplus \mathrm{Q}_{2} \oplus \mathrm{Q}_{1}\right)\right)$
3. Toggle Flip-Flops
 $T_{3}=\left(\mathbf{Q}_{3} \oplus \mathbf{Q}_{2}\right) \overline{\mathbf{Q}}_{1} \overline{\mathbf{Q}}_{0} \quad \mathrm{~T}_{2}=\left(\sim\left(\mathbf{Q}_{3} \oplus \mathrm{Q}_{2}\right)\right) \mathrm{Q}_{1} \overline{\mathrm{Q}}_{\mathbf{0}} \quad \mathrm{T}_{1}=\left(\sim\left(\mathrm{Q}_{3} \oplus \mathrm{Q}_{2} \oplus \mathrm{Q}_{1}\right) \overline{\mathbf{Q}}_{0}\right) \quad \mathrm{T}_{\mathbf{0}}=\left(\sim\left(\mathbf{Q}_{3} \oplus \mathbf{Q}_{2} \oplus \mathbf{Q}_{1} \oplus \mathbf{Q}_{0}\right)\right)$
4. Enabled-D

$\mathbf{D}_{3}=\mathbf{Q}_{2} \quad \mathbf{E n}_{3}=\overline{\mathbf{Q}}_{1} \overline{\mathbf{Q}}_{\mathbf{0}} \quad \mathrm{D}_{2}=\overline{\mathbf{Q}}_{3} \quad \mathrm{En}_{2}=\mathbf{Q}_{1} \overline{\mathbf{Q}}_{\mathbf{0}} \quad \mathrm{D}_{\mathbf{1}}=\left(\mathbf{Q}_{3} \oplus \mathbf{Q}_{2}\right) \quad \mathrm{En}_{1}=\mathbf{Q}_{\mathbf{0}} \quad \mathrm{D}_{\mathbf{0}}=\left(\sim\left(\mathbf{Q}_{3} \oplus \mathbf{Q}_{2} \oplus \mathbf{Q}_{1}\right)\right) \quad \mathbf{E n}_{0}=\mathbf{1}$
5. Extra Dummmy FF
$\mathrm{T}_{3}=\overline{\mathrm{Q}}_{1} \overline{\mathrm{Q}}_{0} \mathrm{Q}_{\mathrm{D}} \quad \mathrm{T}_{2}=\mathrm{Q}_{1} \overline{\mathrm{Q}}_{0} \mathrm{Q}_{\mathrm{D}}$
$\left.\left.T_{1}=\left(Q_{0} Q_{D}\right) \quad T_{0}=\bar{Q}_{D}\right)\right)$


## Gray Code Counter (cont.)

## The Gray-Code Equations for Enabled Toggle FF

The cases follow a pattern. The 1st case is simpler if one uses a D , not a toggle, flip-flop.

$$
\begin{aligned}
& \mathrm{Q}_{1}=\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5} \oplus \mathrm{Q}_{4} \oplus \mathrm{Q}_{3} \oplus \mathrm{Q}_{2} \oplus \mathrm{Q}_{1}\right)\right) \quad \text { Use a D flip-flop here and get }\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5} \oplus \mathrm{Q}_{4} \oplus \mathrm{Q}_{3} \oplus \mathrm{Q}_{2}\right)\right) \\
& \mathrm{Q}_{2}=\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5} \oplus \mathrm{Q}_{4} \oplus \mathrm{Q}_{3} \oplus \mathrm{Q}_{2}\right)\right) \cdot \mathrm{Q}_{1} \\
& \mathrm{Q}_{3}=\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5} \oplus \mathrm{Q}_{4} \oplus \mathrm{Q}_{3}\right)\right) \cdot \mathrm{Q}_{2} \cdot \overline{\mathrm{Q}}_{1} \\
& \mathrm{Q}_{4}=\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5} \oplus \mathrm{Q}_{4}\right)\right) \mathrm{Q}_{3} \cdot \overline{\mathrm{Q}}_{2} \cdot \overline{\mathrm{Q}}_{1} \\
& \mathrm{Q}_{5}=\left(\sim\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5}\right)\right) \cdot \mathrm{Q}_{4} \cdot \overline{\mathrm{Q}}_{3} \cdot \overline{\mathrm{Q}}_{2} \cdot \overline{\mathrm{Q}}_{1} \\
& \mathrm{Q}_{6}=\left(\mathrm{Q}_{6} \oplus \mathrm{Q}_{5}\right) \cdot \overline{\mathrm{Q}}_{4} \cdot \overline{\mathrm{Q}}_{3} \cdot \overline{\mathrm{Q}}_{2} \cdot \overline{\mathrm{Q}}_{1}
\end{aligned}
$$

## - Gray Code Counters .

## Complicated Gray

## module Gray(Q, clk, reset);

| parameter $\mathrm{n}=6 ;$ | // Number of T flip-flops |
| :---: | :--- |
| output $[\mathrm{n}: 1] \mathrm{Q} ;$ | reg $[\mathrm{n}: 1] \mathrm{Q} ;$ |$\quad$ // Register all procedure outputs.

always @(posedge clk or posedge reset)
if (reset) $\mathrm{Q}<=0$; else begin
// $\quad \mathrm{Q}[1]<=(\overline{\mathrm{Q} 6} \oplus \mathrm{Q} 5 \oplus \mathrm{Q} 4 \oplus \mathrm{Q} 3 \oplus \mathrm{Q} 2) ; \quad / / \leftarrow$ This one is a D -FF. $\mathrm{Q}[1]<=(\sim(\wedge \mathrm{Q}[\mathrm{n}: 2]))$;
// Toggle FF statements
// $\mathrm{Q} 2<=I F((\overline{\mathrm{Q} 6} \oplus \mathrm{Q} 5 \oplus \mathrm{Q} 4 \oplus \mathrm{Q} 3 \oplus \mathrm{Q} 2) \& \mathrm{Q} 1)$ $\mathrm{Q}[2]<=(\sim(\wedge \mathrm{Q}[\mathrm{n}: 2]) \& \mathrm{Q}[1])$
// $\mathrm{Q} 3<=I F(\overline{\mathrm{Q} 6} \oplus \mathrm{Q} 5 \oplus \mathrm{Q} 4 \oplus \mathrm{Q} 3) \& \mathrm{Q} 2 \&(\sim \mathrm{Q} 1))$ $\mathrm{Q}[3]<=(\sim(\wedge \mathrm{Q}[\mathrm{n}: 3])) \& \mathrm{Q}[2] \&(\sim \mathrm{Q}[1])$
// $\mathrm{Q} 4<=I F(\overline{\mathrm{Q} 6} \oplus \mathrm{Q} 5 \oplus \mathrm{Q} 4) \& \mathrm{Q} 3 \& \overline{\mathrm{Q} 2} \& \overline{\mathrm{Q} 1})$ $\mathrm{Q}[4]<=(\sim(\wedge \mathrm{Q}[\mathrm{n}: 4])) \& \mathrm{Q}[\mathrm{n}-3] \&(\sim \mid \mathrm{Q}[\mathrm{n}-4: 1])$
// $\mathrm{Q} 5<=I \mathrm{~F}((\overline{\mathrm{Q} 6} \oplus \mathrm{Q} 5) \& \mathrm{Q} 4 \& \overline{\mathrm{Q} 3} \& \overline{\mathrm{Q} 2} \& \overline{\mathrm{Q} 1})$ $\mathrm{Q}[5]<=(\sim(\wedge \mathrm{Q}[\mathrm{n}: 5])) \& \mathrm{Q}[\mathrm{n}-2] \&(\sim \mid \mathrm{Q}[\mathrm{n}-3: 1])$
// $\mathrm{Q} 6<=I F(\mathrm{Q} 6 \oplus \mathrm{Q} 5) \& \overline{\mathrm{Q} 4} \& \overline{\mathrm{Q} 3} \& \overline{\mathrm{Q} 2} \& \overline{\mathrm{Q} 1})$ $\mathrm{Q}[6]<=(\wedge \mathrm{Q}[\mathrm{n}: 5]) \&(\sim \mid \mathrm{Q}[\mathrm{n}-2: 1])$ end // else
endmodule // Gray

$$
\begin{aligned}
& \text { THEN } \overline{\mathrm{Q} 2}: \text { ELSE Q2; } \\
& ? \quad \sim \mathrm{Q}[2]: \mathrm{Q}[2] ; \\
& \text { THEN } \overline{\mathrm{Q} 3}: \text { ELSE Q3; } \\
& ? \quad \sim \mathrm{Q}[3]: \mathrm{Q}[3] ; \\
& \text { THEN } \overline{\mathrm{Q} 4}: \text { ELSE Q4; } \\
& ? \quad \sim \mathrm{Q}[4]: \mathrm{Q}[4] ; \\
& \text { THEN } \overline{\mathrm{Q} 5}: \text { ELSE Q5; } \\
& ? \quad \sim \mathrm{Q}[5]: \mathrm{Q}[5] ; \\
& \text { THEN } \overline{\mathrm{Q} 6}: \text { ELSE Q6; } \\
& ? \quad \sim \mathrm{Q}[6]: \mathrm{Q}[6] ;
\end{aligned}
$$

## The Gray-Code With Dummy Toggle FF

The logic can be greatly simplified by adding a dummy flip-flop, $Q_{D}$, which toggles every cycle.
Since $Q_{0}$ toggles every 2nd cycle, its toggle can be controlled directly from $Q_{D}$.
The controls for the other bit simplify as shown below..

| $\begin{aligned} & \text { State } \\ & \mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0} \end{aligned}$ | $\begin{aligned} & \text { Dum } \\ & Q_{D} \end{aligned}$ | $\begin{aligned} & \text { T Inputs } \\ & \mathrm{T}_{3} \mathrm{~T}_{2} \mathrm{~T}_{1} \mathrm{~T}_{0} \\ & \hline \end{aligned}$ | Toggle to give next state | $\begin{array}{r} \text { State } \\ \mathrm{Q}_{3} \mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{6} \end{array}$ | Dum $Q_{D}$ | $\begin{aligned} & \text { T Inputs } \\ & T_{3} T_{2} T_{1} T_{0} \end{aligned}$ | Toggle to give next state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | - - t | $\mathrm{T}_{0}=\overline{\mathrm{Q}}_{\mathrm{D}}$ | 1100 | 0 | - - t | $\mathrm{T}_{0}=\overline{\mathrm{Q}}_{\mathrm{D}}$ |
| 00001 | 1 | - - t - | $T_{1}=Q_{0} Q_{D}$ | 1101 | 1 | - - t - | $T_{1}=Q_{1} Q_{D}$ |
| 0011 | 0 | - - t | $\mathrm{T}_{0}=\bar{Q}_{\mathrm{D}}$ | 1111 | 0 | - - t | $\mathrm{T}_{0}=\overline{\mathrm{Q}}_{\mathrm{D}}$ |
| 0010 | 1 | - t - - | $T_{2}=Q_{1} \bar{Q}_{0} Q_{D}$ | $\begin{array}{llll}111 & 0\end{array}$ | 1 | - t - - | $T_{2}=Q_{2} \bar{Q}_{1} Q_{D}$ |
| $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | 0 | - - t | $\mathrm{T}_{0}=\bar{Q}_{\mathrm{D}}$ | 1010 | 0 | - - t | $\mathrm{T}_{0}=\overline{\mathrm{Q}}_{\mathrm{D}}$ |
| $\begin{array}{llll}0 & 1 & 1\end{array}$ | 1 | - - t - | $T_{1}=Q_{0} Q_{D}$ | 1011 | 1 | - - t - | $T_{1}=Q_{1} Q_{D}$ |
| 01001 | 0 | - - t | $\mathrm{T}_{0}=\bar{Q}_{\mathrm{D}}$ | 1001 | 0 | - - t | $\mathrm{T}_{0}=\overline{\mathrm{Q}}_{\mathrm{D}}$ |
| 0100 | 1 | t - - - | $T_{3}=\bar{Q}_{1} \bar{Q}_{0} Q_{D}$ | 1000 | 1 | t - - - | $T_{3}=\bar{Q}_{1} \bar{Q}_{0} Q_{D}$ |

[^4]I

## - Gray Code Counters .

## Extra FF Gray Code counter

## T Flip-Flops Circuit

(Simplest for People)

The $\mathbf{T}$ table shows where the bits toggle between the present state and the next state.
The circles show how the toggle signals are defined by zeros:
I

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{d}}=1 \\
& \mathrm{~T}_{0}=\mathrm{Q}_{\mathrm{d}} \\
& \mathrm{~T}_{1}=\mathrm{Q}_{0} \mathrm{Q}_{\mathrm{d}} \\
& T_{2}=Q_{1} \hat{Q}_{0} Q_{d} \\
& \mathrm{~T}_{3}=\mathrm{Q}_{1} \mathrm{Q}_{0} \mathrm{Q}_{\mathrm{d}}
\end{aligned}
$$

| Present State |  | Next State |  |  |  |  | What to Toggle |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{llll}Q_{3} & Q_{2} & Q_{1} & Q_{0}\end{array}$ | $Q_{\text {d }}$ | $Q_{3}$ | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ | $Q_{\text {d }}$ | $\mathrm{T}_{3}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{1} \quad \mathrm{~T}_{0}$ | $\mathrm{T}_{\mathrm{d}}$ |
| 00000 | 0 | 0 | 0 | 0 | 1 | 1 |  |  | T | T |
| 00001 | $1)$ | 0 | 0 | 1 | 1 | 0 |  |  | T | T |
| $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ | 0 | 0 | 0 | 1 | 0 | 1 |  |  | T | T |
| 00010 | 1 | 0 | 1 | 1 | 0 | 0 |  | T |  | T |
| $\begin{array}{llll}0 & 1 & 1 & 0\end{array}$ | 0 | 0 | 1 | 1 | 1 | 1 |  |  | T | T |
| $0 \begin{array}{lll}0 & 1 & 1\end{array}$ | $1)$ | 0 | 1 | 0 | 1 | 0 |  |  | T | T |
| $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 0 | 0 | 1 | 0 | 0 | 1 |  |  | T | T |
| 010 | $1)$ | 1 | 1 | 0 | 0 | 0 | T |  |  | T |
| 1100 | 0 | 1 | 1 | 0 | 1 | 1 |  |  | T | T |
| 1101 | 1) | 1 | 1 | 1 | 1 | 0 |  |  | T | T |
| $\begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | 0 | 1 | 1 | 1 | 0 | 1 |  |  | T | T |
| 110 | 1 | 1 | 0 | 1 | 0 | 0 |  | T |  | T |
| 10010 | 0 |  | 0 | 1 | 1 | 1 |  |  | T | T |
| 1001 | $1)$ | 1 | 0 | 0 | 1 | 0 |  |  | T | T |
| $\begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | 0 | 1 | 0 | 0 | 0 | 1 |  |  | T | T |
| 1000 | 1) | 0 | 0 | 0 | 0 | 0 | T |  |  | T |
| 00000 | 0 | 0 | 0 | 0 | 1 | 1 |  |  | T | T |
| $0 \begin{array}{llll}0 & 0 & 0 & 1\end{array}$ |  |  |  |  | 0 |  |  |  | T | T |

© John Knight
Revised; November 18, 2003

## The Most-Significant Bit

In Gray codes the most significant bit is not symmetric with the others.
This is why the expression for Q $_{3}$ on "Extra FF Gray Code counter" on page 257 does not match "Verilog Extra Flip-
Flop Gray-Code Counter," p. 259

## Fake Gray Code

A Binary counter can be converted to output Gray code by placing an XOR between each pair of its bits: $\ldots G_{2}=B_{3} \oplus B_{2}, G_{1}=B_{2} \oplus B_{1}, G_{0}=B_{1} \oplus B_{0}$.
Unfortunately the glitches in the original binary counter will come through and give a "glitchy Gray Code" output.

- Gray Code Counters .

```
Verilog Extra Flip-Flop Gray-Code Counter
    module SimpIGray(Q, clk, reset);
        parameter n=6;
            output[n:1]Q;
            input clk, reset;
            reg Qd;
        always @(posedge clk or posedge reset)
            begin
            if (reset) Begin Q<=0; Qd<0; end
            else begin
        // Toggle FF statements
            Qd <= statements ~Qd;
                Q[0]<=(~Qd) ? ~Q[0]: Q[0];
                Q}[1]<=({Q[0],Qd}==2'b11) ? ~Q[1]: Q[1]
                Q[2]<=({Q[1:0],Qd}==3'b101) ? ~Q[2]:Q[2];
                Q[3]<=({Q[1:0],Qd}= =4'b1001) ? ~Q[3]:Q[3];
                Q[4] <= ({Q[3:0],Qd}= =5'b10001) ? ~Q[4]:Q[4];
                Q[5] <= ({Q[4:0],Qd }==6'b100001) ? ~Q[5]: Q[5]; WRONG FOR END
            end // else
            end //begin for always
        endmodule //SimplGray
```


## The Bit-Serial Adder

- This adder adds one bit per clock cycle. It adds strings of bits coming in serially and sends out the result as a serial stream.
- An 8-bit ripple-carry adder takes 8 carry propagation delays to add.
- An 8-bit serial adder need only wait for $\max$ (carry output, sum output)
in each clock cycle.
However it takes eight clock cycles.
- The 8-bit, bit-serial adder is slower than an 8-bit parallel adder, but not 8 times slower since (or if) the clock can be made faster.
- The Bit-Serial Adder .


## The Bit-Serial Adder

## The Smallest, Lowest-Power, And Slowest Adder



Words $\mathrm{a}[7: 0]$ and $\mathrm{b}[7: 0]$ come in serially. $\mathrm{S}[7: 0]$ feeds out serially.
The initial carry-in $\mathrm{C}_{0}=0$.
Subsequent carry-ins are the carry-out from the last cycle.
It takes 8 clock cycles to add 8 bits.
However the clock can run much faster than it can for a parallel adder.
The circuit is very small.
The power used is small.
The sum bits do not reverse as carries propagate through.


[^0]:    Names
    Linear-Feedback Shift-Register (LFSR), Autonomous LFSR, Pseudo-Random-Number Generators, Polynomial Sequence Generators, Pseudo-Random-Pattern generators, etc.

[^1]:    ${ }^{1 .}$ V.N. Yarmolik, and I.V Kachan, Self Testing VLSI Design, Elsevier 1993. It goes up to 300 flip-flops.

[^2]:    ${ }^{1 .}$ See also Verilog3Gotchas.fm 5 cira p. 108

[^3]:    1. The ripple counter would not cause a problem here. It can never glitch to a higher number than the actual count.
[^4]:    Reference:Altera Application Brief 135, Ripple-Carry Gray-Code Counters, Altera Corp, May 1994.

