

SEQUENTIAL CIRCUITS •

Sequential Circuits

These are the Interesting Circuits

- They can remember.
- The elements that remember are latches and flip-flops.
- RAM is nothing but a very compact collection of latches.
- They also allow many more opportunities to mess up.
- If you send a fast glitch into a latch it may remember the glitch. This is not what you want.
- The clock is an organizational method that, if correctly used, solves some of the problems with circuits which remember.



Latches and Flip-Flops

Sequential Circuits

Latches and Flip-Flops

Feedback

Feedback between gates will do one of two things:

- 1. Oscillate, if the number of inverters in the feedback loop is odd.
- 2. Remember, if the number of inverters in the feedback loop is even. Zero is an even number.

Changing What is stored

A circuit that remembers continuously cannot change what it remembers. To change what is remembered one must break the feedback loop and interrupt the storage.



Latches and Flip-Flops -

Latches and Flip-Flops

The Reset-Set Latch

The And-Or Circuit

- R-S latches are made from cross-coupled NANDs or cross-coupled NORs. However drawing them that way is the hardest way to understand them.
- The AND-OR circuit shows easily:
- a. which has asserted low inputs.
- b. which is Set dominant and which is Reset dominant.
- However it does not show the so called "not Q" output.



Symbols for RS Latches

Symbols for RS Latches

The IEEE Symbols

These use a number to show set (reset) dominance. The number joins the Q output with the dominant input.

<u>The antiQ pin</u>

For latches two outputs can be obtained. One is the opposite of the other unless both *set* and *reset* are asserted simultaneously. For this reason the author likes to call the second output *antiQ* rather than \overline{Q}

Applications of RS Latches

Debouncing Switches

Use a switch that has an upper and lower set of contacts, which are never both contacting at the same time. If the switch is pushed, then the switch may bounce on the set contacts. But unless it bounces back so far it touches the reset contact the latch output will be stable.

Fast Pulse Catcher

To capture and hold a "glitch" on a line which may be much faster than the clock.

This property of capturing glitches is one reason why RS latches are not widely used.







D Latches

The Simple Dynamic D Latch

- The simplest D latch is contains a switch, a capacitor and a gate.
- It functions as follows:
- 1. The switch is closed, the capacitor charges to the input signal level.
- 2. Then when the switch opens, the capacitor stores the old signal level.
- 3. When the switch closes again the output will change to the new input signal level.

Logic which depend on charge stored on a capacitor is called dynamic logic.

Construction of the Latch

The switch is a transmission gate.

Recall the PMOS transistor had a low resistance for D high. The NMOS transistor had a low resistance when D was low. They both turned on and off together.

The inverter has a very high input impedance.

The gates are a capacitor with gigaohms resistance to ground. They will not discharge the capacitance.





D Latches



Latches and Flip-Flops -

The Static D Latch

The Static D Latch

A static latch uses feed-back to remember, rather than depending on the charge on a capacitor.

A static latch can remember as long as power is supplied to its gates.

The dynamic D latch is made into a static latch, by adding another contact to the switch and another noninverting gate.

The capacitor is only used to remember the state during the time the switch is going from one contact to the other.

Operation of the Static D Latch.

When the switch is in the TRANSP position, the INPUT signal passes directly through to the Q output as though the latch were transparent.

When the switch is in the STORE position, the last INPUT, just before the switch was moved, determines Q.

The switch switches between the two contacts, and never rests in the "half way between" position, shown.



Latches and Flip-Flops -

CMOS Transparent Latch

CMOS Transparent Latch

Two diagrams are shown. One shows most of the transistors, The other clumps all transistors into inverters or transmission gates.

Size

The complete latch uses about 12 transistors.

An output buffer allows a Q, instead of a \overline{Q} output. It also isolates the load from the feedback loop. Without it, a large load capacitance could slow down the latch. It would give a long *setup time* (see below).

The local inverter on the clock could in theory be shared with nearby latches but this is likely not practical since the latch would probably be built into a standard cell.

Setup Time

Setup time is the time the signal D must be stable before the clock goes low. Node D must have time to charge node X through the transmission gate. The delay shown is barely enough, since X is only 80% risen.



The extra resistance of the transmission gate slows down the transfer of charge from D to X.

Also consider the output buffer. Without it any load capacitance would be connected to q instead of Q. With the clock low, there is a connection between q and X; charge can flow either way. Consider:

- 1. D rises late. X has time to rise, but q, because of its big capacitance, is still low.
- 2. The clock goes low connecting q to X. Then charge flows from X to q; it should flow q to X. Then the point X goes low, and the latch "unlatches."



CMOS Transparent Latch

Extending the above discussion, deduce that the setup time for the buffered latch is the time from the last change in D to the time q, not just X, is over half charged.



The Clocked-Inverter Latch

The Clocked-Inverter Latch¹

Comparison to Transmission Gate Latch

<u>Size</u>

- This latch has two more transistors than the transmission-gate latch, 14 total with an output buffer. However the layout is simpler and this has the same or less area than the transmission-gate latch.
- The input is not through a transmission gate. The buffer isolates internal latch delays from the impedance of the driving circuit. The transmission-gate delay is hard for a simulator to deal with².
- This latch also needs an output buffer. If point X is connected to the load, the time it takes X to charge will vary with load.
 - However the time it takes X to charge effects the setup time.
- Having a latches load effect the setup time is a horrible thing for a circuit simulator.
- When the latches are made into flip-flops, some of the loads (sources) become known, and hence the an extra buffer may not be needed.

Testing

- Recall that if one of the transistors opened in a transmission gate, the circuit would work but more slowly. At speed tests are difficult.
- There are no transmission gates in the clocked-inverter circuit.

^{1.} Wayne Wolf, *Modern VLSI Design, A Systems Approach*, Prentice Hall, 1994. pp. 156-157.

^{2.} Weste and Eshraghian, Principles of VLSI CMOS Design, ed. 2, Addison Wesley, 1993, p 389.

Latches and Flip-Flops



The MUX D-Latch

The MUX D-Latch

Construction

This is effectively the same size as the other two, 12 or 14 gates.

The Glitch Problem

Suppose the D input was high, ready to transfer a 1 to Q (transfer 0 to X) when the clock goes low.

Now suppose $C \rightarrow \overline{C}$ was delayed in the inverter so C and \overline{C} are both 0 at the same time.

This would pull point X high for an instant, long enough to store an erroneous 0 in Q.

The glitch problem can be cured by changing the latch equation to $Q = DC + \overline{C}q + Dq$

1.• PROBLEM

Add gate(s) to the MUX-D latch to clear (reset) the output.





The Master-Slave Edge-Triggered D Flip-

The Master-Slave Edge-Triggered D Flip-Flop

When one hand (latch) holds the signal, the other is transparent. Both hands are never open at once. The complete flip-flop is never transparent.

Classification of Latches and Flip-flops

Classification by Inputs (Classification by Letters)

- 1. RS (Reset-set) Latches
- 2. D (Delay) type latches and flip-flop. They may have R-S inputs also to allow clearing on start-up.
- 3. JK flip-flops which also may have R-S inputs. The JK flip-flops organization was very good when logic chips had 2 flip-flops per package. They are much less useful for large modern ICs.
- 4. T (Toggle) flip-flops which change output every clock cycle. Usually they have an enable input to turn on and off the toggling.



Classification of Latches and Flip-flops

Classification of Latches and Flip-flops (cont.)

Classification by Clocking Method

Latches

- a. The *unclocked latch*. An RS latch with no other inputs is of this type. They have no clock input. They respond to Set or Reset signals only. *Unclocked* or *asynchronous* inputs on flip-flops are used to reset or clear the flip-flop.
- b. *Gated latches*, or *level-sensitive latches*. These latches accept data on one clock half-cycle (usually high) and they store data on the opposite (usually low) half-cycle. An example the D type level-sensitive (or transparent) latches.

Flip-flops

- c. *Edge-triggered* flip-flops and *master-slave* flip-flops. These are the circuits that are properly called flip-flops. Edge-triggered flip-flops accept new data only at a clock edge. Master-slave flip-flops are edge triggered but some JK and RS master-slave flip-flops will also capture a fast pulse at certain other times. Such JK and RS flip-flops are said to be *one's catching* and should be avoided¹.
- d. *Enabled* latches/flip-flops. These are D, T or JK flip-flops with an extra ENABLE input. D and JK flip-flops will not accept new data until this ENABLE signal is asserted. T flip-flops will not toggle if ENABLE is not asserted.

¹. The master-slave JK flip-flop built out of NAND gates that appears in most textbooks is a one's catching circuit. One's catching excludes a flip-flop from being called edge triggered. The master-slave RS flip-flop is little used.



Latches and Flip-Flops -

Enabled D Flip-Flop

Enabled D Flip-Flop

The Reason For the Enable

The edge-triggered D flip-flop clocks in new data every cycle. Often one wants to hold the data in the flip flops for a few clock cycles. Suppose good data is in the flip-flops which must be held for 32 cycles while its square root is calculated. During the last 31 cycles the D input data is garbage and is to be ignored.

Gating the Clock

One solution is to turn off the clock for the last 31 cycles. This is a dangerous solution.

- 1. The extra delay in the clock line can cause circuits to skip cycles.
- 2. If SIT pulses when the clock is high, CLK2 will follow the pulse and cause an extra edge in the ff. One must only change SIT when CLK1 is low. This makes designing harder.
- 3. Scan testing is a method where the flip-flops are extensively used for testing. The test programs demand that no gates be put in clock lines.

Poor practice

Gating the clock is like using "go to" in programming. One can do it, and one can make proper designs when one does it. However one must make a lot more effort to be sure the design will work under all conditions.



Latches and Flip-Flops

Enabled D flip-flop

Enabled D flip-flop

Application

The enable allows the flip-flop to hold data stable for as long as desired without placing gates in the clock lead.

Symbol

The symbol for the enabled D flip-flop is shown on the right.

It uses the number 2 to virtually connect the EN input to the D input

The "1,2D" means both signals 1 and 2, i.e. both ENABLE and the CLOCK edge, are needed for the flip-flop to accept a new D input

Toggle Flip-Flops (T Flip-Flops)

These seldom appear as standard component; they are made from D flip-flops.

Q3

They are very useful conceptually.

For example a binary counter is easily made by cascading a basic unit made of a T ff and an AND gate

1**T**

C1<-CLK

A 4-bit binary counter

Q2

1**T**

C1<

-CLK

Q1

1**T**

C1<

-CLK

Q3	Q2	Q1	QO
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
• • •	• • •	• • •	• • •

QO

1T

C1<-CLK

Shift Registers and Counters			
Shift Registers			
Standard Shift Registers			
Mobius (Johnson) Counters			
Linear Feedback Shift Registers			
Counters			
Ripple			
Binary, With Toggle FF			
<u>Up-Down Binary</u>			
Gray Code			
Other Sequential Circuits			
Bit-Serial Adder			

Shift Registers and Counters -

Verilog Latches

vitesse

Verilog Latches

D latch

Carleton

• Reg variable are like C variables. Anything assigned to them is remembered. Other Verilog variables are merely names given to connections. They are driven by a gate output.

© John Knight

Revised; November 18, 2003

Slide 103

- Procedures, which are like C procedures, start with always or initial. They are framed by begin and end.
 If, case, while, for and some other statements must be put in procedures.
- The guard or trigger statement @(c or D) means execute this procedure only if c or D change
- If (c) q=D; says nothing about what q is on start up. Here q will be the unknown value, X, until clk=1.

Dig Cir p. 205

D_ff

- The procedure here is only one statement, so the begin and end can be omitted.
- The guard statement @ (posedge clk ... means execute the procedure only on a rising clock edge. There is also negedge. Posedge and negedge tell the synthesizer to use edge-triggered flip-flops.
- The reset and clk interact as follows: Any rising reset edge will clear the flip-flop. If reset is a steady one, a rising clk will activate the procedure, but the high reset will set q = 1b0.
- q can change only if reset =0, en=1, and clk just went high.

2.• PROBLEM

Write the Verilog code for a falling-edge-triggered enabled toggle flip-flop.

Shift Registers



Carleton

© John Knight Dig Cir p. 207

Revised; November 18, 2003

vitesse

Shift Registers -

Verilog latches and flip-flops (cont.)

Slide 104

Verilog latches and flip-flops (cont.)

Asynchronous Reset Compilier Directive

Synopsys may have problems synthesizing the desired circuits for asynchronous reset, particularly for latches. There are directive comments which start "// synopsys." These are ignored by the simulator, but give directions about the proper way to sythesize the circuit.

Inserting:

// synopsys async set reset "clear"

in a latch module will ensure a latch with an asynchronous reset, controlled by signal clear, is generated.

Shift Registers



Carleton

Dig Cir p. 209

© John Knight Revised; November 18, 2003

Slide 105



Shift Registers -

Shift Registers

Shift Registers

The Drawing

This was drawn as though storing a number, so the least-significant bit is on the right. This means the input is on the left, which is unconventional.

Clock Skew

The clock is shown coming in at the opposite end from the data. This is the best way to layout shift registers.

Normally the flip-flop clocks in data that has been resting for nearly half a clock cycle.

It is when the data changes before the clock that one skips cycles see ."Placing Gates in the Clock Lead Causes Clock Skew," p. 199. However running the data in the opposite direction from the clock means any delay in the wires will skew the clock so the a flip-flops clock earlier than the incoming data.

The Shift Operator

The >> and << operators shift right and left.

Q >> m cause Q to be shifted right m places.

Unless Q is an integer or real variable, the shifts will zero fill from the appropriate end. Real and integer variables do sign extension.

Mobius (Johnson) Counters

A rotating shift register with the output bit inverted before it is fedback.

- Johnson or Mobius counters change only one output bit at a time. Reading the counter while it is changing causes no error. You get either the last reading or the next.
- The counter has only to 2N different counts, not 2^N.
 Not bad for N=3 (2N=6, 2^N=8); bad for N=10 (2N=20, 2^N=1024).
- The counter is very fast because there are no gates between the flip-flops.

A Johnson counter. The clock line is shown running behind the flipflops



Carleton

Dig Cir p. 211

© John Knight Revised; November 18, 2003

V

Slide 106



Shift Registers -

Alternate Code for a Shift Register

Alternate Code for a Shift Register

There are several concepts here:

- 1. The use of concatenate operations in the code.
- 2. The use of parameters.
- 3. Hierarchtical variables
- 4. Multiple instances from one module definition.

Parameters

parameter n=8; defines a constant used at compile time. Change n to 16 to get a 16 bit shift register.

Multiple Instances

The first module shftreg2 defines how a shift register is built but does not do it.

In the top module there are two instances of shift registers actually built.

Parameters Override¹

Parameters can be overridden from a higher level using:module_name #(param1, param2, ...,paramN) instance_name(... There must be N parameters defined in the module. shifty8 will be instantiated with its parameter still at 8.

The Concatenate Operation

Note how one can concatenate the same register on both sides of an "=" or "<=" sign.

¹. Refering to parameter n outside the module shiftyl by using defparameter shiftyl6.n = 16 is an alternate method of parameter override used in simulation. It will not synthesize. Another method, prefered for global parameters, is to use macros `*N parameter N=8*;



Shift Registers =

Mobius (Johnson) Counters

Mobius (Johnson) Counters

Mobius Strip

Note the right-hand flip-flop is inverted before it is fed back to the left-hand flip-flop. Compare this to a paper Mobius strip. It is a paper ring glued together with a half twist. It became one ring when cut in half lenghtwise.

Speed

There are no gates, so this counter can be clocked as fast as the *toggle rate* of the flip-flops. This is several times faster than say a binary counter which has at an n-input AND or equivalent before the most significant flip-flop.

Size

This circuit becomes large an inefficent when large counts are needed. It has 2N states from N flip-flops. One would use this as a prescaler for binary counter if large counts were needed.

Shift Registers



Dig Cir p. 215

© John Knight Revised; November 18, 2003

Slide 108



Shift Registers -

Mobius (Johnson) Counters