# Logarithmic Circuits



### Logarithmic Circuits -

### **Binary Counters**

### **Binary Counters**

The simplest counters use toggle flip-flops. These are made from D flip-flops as shown.

This is why many circuits of counters show an XOR gate and an AND gate for  $T=0 \Rightarrow D=Q_{old}$ each flip-flop.  $T=1 \Rightarrow D=-Q_{old}$ 

each flip-flop. The AND gates, drawn on top of the waveforms, show how the flip-flops toggle whenever all the preceding flip-flops are one.

### Counter Speed

Note that for long counters the chain of AND gates will get very long and will limit the speed of the counter. For a 32 bit counter, the clock speed must allow propagation through 31 AND gates plus the clock-to-output and setup times of a flip-flop.

# Logarithmic Circuits



### Logarithmic Circuits -

### Logarithmic Ripple-Carry Counter

### Logarithmic Ripple-Carry Counter

By placing a buffer as shown, the end-to-end carry need only pass through  $2\log_2(N)$  gates.

### **Counter Speed**

### In the ripple-carry circuit.

The time between a clock edge and a stable outbut from TC is:  $T_{CHQV} \mbox{ for } Q_0 + (T_{pd} \mbox{ for 7 AND gates}).$ 

Ignoring the flip-flop delay, this is a delay proportional to N-1, for N flip-flops.

The fanout also effects the delay. Here all fanouts are 2.

### In the logarithmic carry circuit.

The slowest carry, TC, must go from:

- a. The clock input to Q0
- b. Q0 through a 1st level AND (green with a "1" in side).
- c. through a 2nd level AND gate (red with a "2" inside).
- d. through a 3rd level AND gate (blue with a "3" inside).
- For N flip-flops this delay is proportional to  $log_2(N)$ .

However the fanouts increase the delay. The largest fanout is N/2 + 1, (five for N=8).

# Logarithmic Circuits



### Logarithmic Circuits -

### Logarithmic Ripple-Carry Counter

### More Organized Picture of The Logarithmic Carry

This shows how the earlier ANDs are done in parallel so any signal used in calculating TC only has to pass through 4 AND gates.

The symbol  $C_n^{\ m}$  is used to show what signals are ANDed together to make up a component of the carry. Thus the symbol  $C_7^{\ 4}$  means  $Q_7 \cdot Q_6 \cdot Q_5 \cdot Q_4$ .

This only shows the gates needed to calculate TC. The next page shows the gates needed to calculate the intermediate carries.

The next page also gives a rough approximation of the delay. It only hints at delay optimization from transistor sizing and adding buffers. Both of these will reduce delay at the expense of power and area.

# - Logarithmic Circuits -



### Logarithmic Circuits -

### Logarithmic Ripple-Carry Counter



Without the buffers shown, the total delay,  $Q_0$  to  $T_{16}$ , is 1+3+5+9+1 = 19. In general N-1 +  $\log_2(N)$ . The buffer requires a more complex calculation but it will decrease the 9 substantially.

Compare with the serial carry which is  $1 + 15 \cdot 2 = 31$ . In general 2·N -1



#### Addition =

The 1-Bit Full Adder

# The 1-Bit Full Adder

It adds 3 bits,  $A + B + C_0$ 



### The CMOS carry circuit

The PMOS part of the circuit does not implement  $\overline{C}_1 = (\overline{A} + \overline{B}) \cdot (\overline{B} + \overline{C}_0) \cdot (\overline{A} + \overline{C}_0)$  as good CMOS is supposed(?) to do.

- 1. PROBLEM
  - a. Find the expression it does implement.
  - b. Show that it really is  $\overline{C}_1$ .

Т



### The 1-Bit Full Adder

#### 2. PROBLEM

Show that the PMOS part of the full adder on Slide 54, implements the complement of the NMOS part. Hint: plot the PMOS function on a Karnaugh map. Then invert each square on the map to get the complement of The PMOS function, and check that it matches the NMOS map.

### 3.• PROBLEM

Some books define  $P=A\oplus B$ . Show what this does to the  $C_1$  and  $\Sigma$  functions. What advantage does it have, i.e. smaller, faster, less power.

### Solution:

The alternate P is generated for free because it is needed in the sum, thus saving an OR gate in each block. However the XOR takes more time to calculate, so the Ps will be delayed. Some circuits, like the carry-bypass adder, demand that P=XOR.



### Addition =

**Carry Look-Ahead Adder** 

### **Carry Look-Ahead Adder**

### **Eliminating The Long Path-Delay For The Carry**

### **Deep Gates Instead of Long Paths?**

The long carry chain makes the add slow. One can factor the carry propagation equation to make each  $C_i$  one complex gate. However for  $C_4$ , this complex gate will have 5 series transistors (one would not go to C5). To compensate for the five channel resistances, the transistors in the  $C_4$  gate would be made 2.5 times wider than those in the  $C_1$  NAND-OR gate. This greatly increases the adder area and power consumption.

The large capacitance seen by  $C_0$ , especially at the wide gates of the left most circuits, causes some delay. However, the propagation time from  $C_0$  to  $C_4$  is still about half that of the serial carry using P and G.

### PMOS and NMOS are Almost Symmetric

The PMOS logic here is <u>not</u> that found by applying DeMorgan directly to the NMOS logic. Neither is it derived directly from the corresponding NMOS equation. For example:

 $C_3 = G_3 + P_3 (G_2 + P_2(G_1 + P_1C_0))$ 

using the methods in "Using the Sum of Products ( $\Sigma$  of  $\Pi$ ) for the PMOS function" on page 28

Remember that  $\mathbf{G}_{i+1} = \mathbf{A}_i \mathbf{B}_i$ , and  $\mathbf{P}_{i+1} = \mathbf{A}_i + \mathbf{B}_i$ , hence one will

never get the case  $G_{i+1}, P_{i+1} = 1, 0$ . The outputs for these inputs become don't cares on the map, for the  $C_3$  equation and the equation for the PMOS circuit can be derived.

### 4. PROBLEM

Derive the equation for the PMOS circuits for  $C_2$ .  $C_3$  will have a similar but longer derivation.





#### Addition =

**Carry Look-Ahead Adder** 

#### Look-Ahead

*Carry look-ahead* depends on single gates, albeit with large fan-in, being faster than a chain of gates. This is true up to 3 or 4 full-adders (4 or 5 series transistors in the final carry block).

The area used increases significantly with *carry look-ahead* because the gates are larger, and to maintain speed, the transistors in the series chains of large gates must be larger.

#### **Grouping Blocks**

Since only four adders can be put in a block, larger adders must have chains of blocks. The longest delay is the delay for  $C_0$  to reach  $C_8$  above, or  $C_{4n}$  for n blocks.

If all gates had the same delay  $\tau$ , the adder delay would be  $4\tau n$  for the ripple-carry and  $\tau n$  for the carry look-ahead.

Unfortunately the large gates provide a large capacitive load to their source gates and slow down the look-ahead carry signal,  $C_{4n}$ , to roughly  $2\tau n$ . This calculation is fairly complex and involves placing buffer inverters after  $C_4$ ,  $C_8$ ...

5. PROBLEM

Take the NMOS part of the carry circuit for  $C_1$  on Slide 56. If the  $G_0$  transistor has a width of 1 unit in order to pull down at a certain speed, then the  $P_1$  and  $C_0$  transistors must have a width of 2 units to pull that path down at the same speed. This assumes channel resistance is proportional; to width which is close to true. Show that in the NMOS circuit for  $C_4$ , the  $G_4$  transistor need only have a width of 1 to maintain speed but some other transistors need a width of 5 units.

6. PROBLEM

There are five outputs in the *compromise adder* on Slide 58,  $\Sigma_1$ ,  $\Sigma_2$ ,  $\Sigma_3$ ,  $\Sigma_4$  and  $C_4$ . Rate each output as being slower, the same, or faster than the 4-bit carry look-ahead adder.

 $S_1$  is about the same, although the load on  $C_0$  will slow its rise time.  $S_2$ ,  $S_3$  are slower because their signal goes through the same number of gates, but the P and G inputs are more highly loaded.  $S_4$  is faster because of fast path to the complex gate.



### Addition =

I

### **Compromise Carry Look-Ahead Adder**

### **Compromise Carry Look-Ahead Adder**

### For more than 4-bits, this is the fastest adder shown so far.

In a multi-block adder, one might want to make the final block or the last two blocks fully carry look-ahead so that the sum bits would not be delayed more than the final carry.

Later we will show how gradually increasing the length of the blocks will reduce the number of blocks. For long adders, the delay will increase with sqrt(n) rather than linearly with n (2 $\tau$ n) as it does here. The next carry look-ahead adder will have a delay which increases with  $log_2(n)$ .



**Compromise Carry Look-Ahead Adder** 





I

#### The Brent-Kung Carry-Lookahead Adder

### The Brent-Kung Carry-Lookahead Adder

Brent and Kung introduced a generalized generate and propagate. Thus  $P_m^{\ k}$  represents a composite propagate from adder m down to adder k.

For the adder's initial inputs a<sub>m</sub> and b<sub>m</sub>:-

 $P_{m}^{m} = P_{m} = a_{m-1} + b_{m-1}, \qquad P_{0} = 1$ After the initial inputs:- $P_{m}^{k} = P_{m}P_{m-1}^{k} = P_{m}^{j}P_{j-1}^{k}$ Examples:  $P_{5}^{2} = P_{5}P_{4}P_{3}P_{2} \qquad P_{m}^{0} = P_{m}P_{m-1}P_{m-2}...P_{0}$   $P_{5}^{3} = P_{5}^{5}P_{4}^{3}, \qquad P_{5}^{3} = P_{5}^{4}P_{3}^{3} \qquad (c)$ 

Also  $G_m^{\ k}$  represents a *composite generate* between adders m thru k. For the initial adder inputs  $a_m$  and  $b_m$ :-

 $\begin{array}{ll} \mathbf{G_m}^{m} = \mathbf{G_m} = \mathbf{a_{m-1}}\mathbf{b_{m-1}}, & \mathbf{G_0} = \mathbf{C_0} \text{ which is often } 0 \\ \\ \text{After the initial inputs:-} & \\ \mathbf{G_m}^{k} = \mathbf{G_m} + \mathbf{P_m}\mathbf{G_{m-1}}^{k} = \mathbf{G_m}^{j} + \mathbf{P_m}^{j}\mathbf{G_{j-1}}^{k} \\ \\ \text{Examples:} & \\ \mathbf{G_m}^{0} = \mathbf{C_m} & \\ \\ \mathbf{G_5}^{3} = \mathbf{G_5} + \mathbf{P_5}\mathbf{G_4}^{3} & (a) \\ & = \mathbf{G_5} + \mathbf{P_5}\mathbf{G_4} + \mathbf{P_4}\mathbf{G_3}^{3} ) & (b) \\ & = (\mathbf{G_5} + \mathbf{P_5}\mathbf{G_4}) + \mathbf{P_5}\mathbf{P_4}\mathbf{G_3} \\ & = \mathbf{G_5}^{4} + \mathbf{P_5}^{4}\mathbf{G_3} & (c) \\ \end{array}$ 





Carleton University Digital Circuits p. 110

Addition -





The Brent-Kung Carry-Lookahead Adder



### Addition =



### Addition =

7. PROBLEM:

Assume the implied interconnections to the left of the dividing line. Sketch the circuit with interconnections to calculate carrys  $C_8$  through  $C_{15}$  Do not increase the depth more than necessary.



### 8.• PROBLEM

Following the example of the compromise adder, Slide 58, show how to reduce the size of a few of the intermediate carrys in the Brent-Kung adder without reducing speed. One can only do the ones for the first n/2 bits. There is not as much saving here as in the compromise adder.



### A 12 Bit Brent-Krung Adder

There were 11 of the three-gate blocks when only a fast  $\ensuremath{C_{12}}$  was needed.

None of this extra circuitry was needed for a ripple-carry adder using P and G. The gates to generate the initial P and G are needed but not shown in the above diagram.

To get the other carries one must add another 9 three-gates pairs for a total of 20. This is shown on the next slide.



### Addition =

#### **Brent-Kung Adder Summary**

### **Brent-Kung Adder Summary**

- The depth of the carry chain increases by 1 when the number of bits doubles. A depth of 4 would allow 9 to 16 bit words.
- Alternately the depth is the *ceiling*( $log_2(n)$ ) where n is the number of bits.<sup>1</sup> Remember that C<sub>0</sub> takes up one bit position unless it is always zero.
- The delay goes up more quickly because of the large fanout as n increases. On Slide 62, one generalized gate fans out to 5 gates. An n bit adder will have one gate that fans out to about n/2 gates.
- The number of generalized carry blocks is, for a  $(n/2)log_2(n)$ , when n is a power of 2.
- For 32 bits or more, this adder has the maximum hardware of all the *carry-lookahead* adders. Its area is proportional to *nlog2*(n). The area of the other carry look-ahead adders is proportional to n.
- It is a big power-hungry adder, but fast.

Т

<sup>&</sup>lt;sup>1.</sup> The *ceiling* is the smallest integer larger than a number





**Properties of look-ahead adders** 



### O(n) notation

The notation delay=O(n), means that the delay increases in proportion to n for large n. Thus delay=13n is O(n), but so is delay = 26 + 13n because the 26 is negligible when n is large More generally if some property =  $a + bn + cn^2 + dn^3$ 

the property is said to be  $O(n^3)$  because it increases proportional to  $n^3$  for large n.

For n=4 or 8, small details in implementation, like buffer sizing, may make the look-ahead faster than Brent-Kung, but when n>32, it is clear that Brent-Kung will beat the pants off the others.



### Addition =

Properties of these new adders

### **Properties of these new adders**

### **Carry-Bypass (Carry-Skip)**

This is much like the compromise look-ahead adder.:

- The logic is a little smaller because the gate to calculate  $C_4$  is smaller.
- The smaller gate will make the  $C_0 \rightarrow C_4$  path slightly faster.
- The path  $A_i, B_i \rightarrow C_4$  will be slower.

### **Carry-Select**

Calculate 4-bit sums with Cin=0 and Cin=1. Use Cin to select the correct one.

- Double the size of the base adder.
- The path  $C_0 \rightarrow C_4 \rightarrow C_8$  is very fast. The delay is mainly in the 4-bit adder block.
- For cascade blocks, the adds are all done in parallel.
   C<sub>0</sub> beats the mux inputs at the C<sub>4</sub> mux,
   but the data is waiting at the C<sub>8</sub> mux when the C<sub>4</sub> control signal gets there.



### Addition =

Properties of these new adders

### Properties of these new adders

### **Conditional Sum Adder**

This is much like the compromise look-ahead adder.

- It calculates both sums and selects the correct one, like the carry-select adder.
- It calculates C<sub>4</sub> much like the carry-bypass adder.
- It is probably the fastest adder after the Brent-Kung.

#### **Carry-Save Adder**

An adder for a different purpose.

- It is good for adding several numbers, such as in multipliers.
- It uses the carry inputs in its adders to add a third number.
- Three numbers go in and two (a vector of carry bits and a vector of sum bits) come out.
- At the end one must add the two vectors together with a normal adder which propagates the carries. However it saves propagating carries during each two-number add.



### The Carry-Bypass Adder) -

The Carry-Bypass Adder

### The Carry-Bypass Adder

This circuit allows the carry to bypass certain adder sections where the propagate signals are all asserted.

It speeds up the longest path where a carry propagates all the way from  $C_0$  to  $C_4$ 

Т

# - False Paths -



### False Paths -

### The Carry-Bypass Adder

#### **False Paths**

A false path is a connection through gates from the start to the end of the path which will never propagate a signal change (be sensitized) under proper operation.

False path when the complete path cannot be sensitized. The carry-bypass adder has that type of path.



False path due to redundant circuitry. The term **AB** is redundant. Any signal change through the inverter in the **B** path, will get to **F** faster through  $\overline{CB}$ .



# **False Paths**

### Paths that will never propagate a signal change

Long unused paths cause two problems, timing and testing

### Timing problems

- Static timing verification checks the delay of the longest combinational paths in a circuit.
- Path delay input reg to output register must be under a clock cycle.
- Here timing verification will say the clock period should be at least 70 ns.

### If the 70 ns path is a false path,

and the next longest real path is 40 ns.

- . The verifier will state the clock period > 80ns.
- You will likely believe it!

### **Testing Problems**

Suppose the MUX in the carry-bypass adder was stuck up. The circuit would still work albeit more slowly.

- One needs a test in which the 80ns path output is definitely wrong for the 60 ns or so.
- Generating this glitch free test is very difficult.
- Also testing usually not done at maximum speed.





© John Knight Revised; November 18, 2003

Slide 71

### False Paths =

### False Paths in the Carry-Bypass Adder

### False Paths in the Carry-Bypass Adder

Dia Cir p. 131

### **Timing Problems.**

### Synchronous logic

- In synchronous logic the input flip-flop outputs change just after the active clock edge.
- These changes propagate through the combinational logic (gates only, no flip-flops). The outputs of the gates change. They may go up and down several times.
- Eventually the changes will die out and the logic levels will stabilize.
- After that a new active clock edge may come and store these stable values in the output flip-flops. •
- One must have:
  - (The clock period) > (longest delay through the combinational logic).

#### **False Paths**

- A false path is one which can never propagate a level change to an output.
- A common reason is the false path has a redundant parallel path. The output gets the correct answer from another path in less time than the propagation delay through the false path.
- Another reason is that the gates in the false path cannot all turn on at once.

#### **Static Timing Verification**

- After a circuit is designed and converted to a silicon layout, the delays in each gate can be calculated.
- A timing verifier is a program which goes through a logic circuit after all the gate delays have been estimated, and calculates that if all signals will be stable before the next clock edge.
- Unfortunately many of these programs only check the propagation delay along a path. • They do not know if the output will be stabilized sooner by another parallel path. They do not know if the all the gates in the path can be turned on at once.
- Thus they will suggest making the clock slower than is actually needed.

Carleton University Digital Circuits p. 132



- False Paths -



### False Paths -

False Paths in the Carry-Bypass Adder

#### False Paths in the Carry-Bypass Adder (cont.)

### **Testing Problems**

The tester would:

load the flip-flops with a test input,

- trigger a clock edge,
- wait for a clock period,

and then trigger another clock edge and read the outputs as captured by the flip-flops.

If the outputs are stable, it is easy to compare expected and actual signals. If the output is still active when the clock comes it is, difficult to predict what the actual signal will do. One needs to be sure the flip-flop will capture a wrong value if the faster path is defective. Designing such a test is difficult even for a single false path. Such tests cannot be done by normal test generation programs.

Most modern tests do not test at the full clock speed. Scan tests, to be discussed later, do not run at full speed.

#### Faster Circuits Do Not Have To Have False Paths

False paths are not necessary. It was proven in1991<sup>1</sup> that any redundant path, put in strictly to improve speed, could be replaced by a nonredundant circuit with no speed penalty.

False paths are not necessary

Т

I. K, Keutzer, S. Malik and A. Saldanha, "Is Redundancy Necessary to Reduce Delay?", IEEE Trans, on CAD, April 1991, pp 427-435.

- False Paths -



### False Paths -

### The Redundant Carry-Bypass Adder

### The Redundant Carry-Bypass Adder

### The Maps for E<sub>2</sub>, the Upper MUX Input

- Three maps,  $G_2$ ,  $P_2G_2$  and  $P_2P_1$ , derive the expression for  $E_2$ . The left map encircles the  $G_2$  term. These squares will be "1"s of  $E_2$ .
- The centre map encircles the two columns of  $P_2$  and the row of  $G_1$ . The term is  $P_2 \cdot G_1$  so the intersection of the circles will be "1"s of  $E_2$ .
- The lower centre map shows  $P_2 \cdot P_1$  as the four squares at the intersections of the columns,  $P_2$ , and the rows,  $P_1$ .
- The OR of the three maps is  $E_2$  and is shown in the "MUX UP" map.
- The MUX DOWN map shows  $P_2 \cdot P_1 \cdot C_0$ . The value  $C_0$  is placed in those 4 squares. This avoids making a 5-variable map.

#### Don't Care Conditions Caused By Multiple Equations.

The four  $\boxtimes$  squares in the "MUX UP" map are don't care because the mux is always down (P<sub>2</sub>P<sub>1</sub>=1) for those four squares. For the function E<sub>2</sub>, those squares contain the value of C<sub>0</sub>, but who cares, they never transfer this value to the output C<sub>2</sub>.

The twelve  $\square$  squares in the "MUX DOWN" map are don't care because the mux is down (P<sub>1</sub>P<sub>2</sub>=1) for only four squares. The map is actually filled with the value of C<sub>0</sub>, but only the four useful ones are shown.

- False Paths -



### False Paths =

### A Nonredundant Carry-Bypass Adder

### A Nonredundant Carry-Bypass Adder

### The Upper MUX Input

• In the previous slide

 $E_2 = G_2 + P_2G_2 + P_2P_1C_0$ 

The  $P_2P_1C_0$  term was redundant because it was never "1" when the mux was in its upper position. This term is only used in the lower mux position.

- In this slide we drop  $P_2P_1C_0$  from  $E_2$  leaving  $E_2 = G_2 + P_2G_2$ 

• This removes the false path. C0 no longer appears to have a path through the upper position in the mux.





### False Paths -

### The Carry-Bypass Adder, Nonredundant

### The Carry-Bypass Adder, Nonredundant Circuit

Here the  $P_2P_1C_0$  term is replaced by  $A_0$ .

The new output  $F_2$  is the same as the previous  $E_2$  except for the four "don't care"  $\square$  squares.

Compare E2 and F2 equations and maps.  $E_2 = G_2 + P_2G_1 + P_2P_1C_0$ 

$$F_2 = G_2 + P_2 A_0$$

- The  $P_2P_1C_0$  term only appeared in the don't care squares. It was removed.
- The P<sub>2</sub>G<sub>1</sub> only appeared in two squares. It was replaced by a P<sub>2</sub>A<sub>0</sub> that made those two squares correct but changed the don't care squares.

#### **Summary**

- The don't care terms were caused by partitioning the logic into several functions.
- The don't care terms were utilized to remove redundant logic and false a path.
- Now both the static-timing verifier and the test engineer are happy.

#### 9. PROBLEM

Recall that here  $P_2 = A_1 \oplus B_1$ . The term  $P_2A_0$  is on the time-critical path, and can be replaced by a slightly faster term. However it will cost a few extra transistors because one will not be able to utilize the adders XOR gate. Find this revised circuit.

### Adders



#### Adders -

The Carry-Select Adder

### The Carry-Select Adder

### A Fast, But Large, Adder

This adder consists of two normal adders in parallel. They might be ripple-carry or carry look-ahead, or any other type. They would usually be 4-bits adders or more.

One adder adds as if  $C_0=0$ , the other as if  $C_0=1$ . The real  $C_0$  selects the correct answer with a MUX.

#### Speed

The 4-bit single MUX carry-select adder saves only one or two gate delays in the right-hand section. Probably about the same as the extra delay added by the MUX.

The carry-select adder is best for long word lengths broken into sections. For example 32 bits made of 8 sections of 4 bits each.

All the adds are done at the same time, so there is an initial delay for them to finish. Then the sums and carry outputs are available, but no one knows which to use.

Then the carry must propagate serially through the chain of MUXs, each carry switching a MUX which selects a carry, which in turn is used as the control for the next MUX.

This delay increases linearly with the number of MUXs. However it is faster than most other systems which increase linearly with the number of full adders.

10. PROBLEM

Does the carry-select adder contain redundant paths?

### HINTS

Are there two apparent paths for the carry? Check the paths, is one ever turned off so a change cannot propagate through it, while the other is turned on? Alternately do two paths give the same answer but one path clearly always faster than the other.

### Adders



### Adders =

The Carry-Select Adder (Cont.)

# The Carry-Select Adder (Cont.)

### **Sharing Circuitry**

The propagate and generate circuits are common to the upper and lower adders because they do not use the carry. The other circuits involve carries and must be separate.

11. PROBLEM

Since the  $c_0$  input is known to be 1 or 0, redesign the first full-adders in each 4-bit chain to utilize this fact.



The Conditional-Sum Adder

### The Conditional-Sum Adder

At one time considered to be the fastest adder theoretically. It combines features of the carry look-ahead, the carry-select, and the carry-bypass adders.

### Each adder block calculates:

- $P = carry out if there is a carry in, Cout(C_0=1).$
- G= carry out if it is independent of a carry in,  $Cout(C_0=0)$ .
- $\Sigma = \text{sum out if carry in is 0, } \Sigma(C_{in}=0).$
- $\overline{\Sigma}$  = sum out if carry in is 1,  $\Sigma(C_{in}=1)$ .

### Select the right carry and the right sum outside the adder block

Outside the adder block the previous P and G lines along with C0 are used to select the proper sum. The proper carry out is G if C0=1 and P if C0=0

However the proper one is not selected immediately. Both are passed on to the next adder block. The next block upgrades P and G and passes them on.

The carry out from a block of (usually four) adders is selected from the previous P and G by C<sub>0</sub>.





#### The Conditional-Sum Adder

### Carry Calculations<sup>1</sup>

### The initial carry C<sub>0</sub> bypasses all intermediate carry calculations

Two carries are calculated:

One G is value of the carry if  $C_0=0$ 

The other P is the value if  $C_0=1$ .

 $C_0$  is not used to tell which carry is correct until the final output carry.

Notice that the propagation delay for P is exactly that of the carry-bypass adder, the delay of 4 ANDs and 2 ORs.

Also note that the next block takes in  $C_4$  and sends out  $C_8$ .

The signals P and G are calculated in parallel with those in the first block, so  $C_8$  does not have to wait extra time for its P and G. The delay for  $C_8$  is that of 5 ANDs and 3 Ors



<sup>1.</sup> A. Bellaouar and M Elmasary, *Low-powered Digital VLSI Design Circuits and Systems*, Kluwer 1995, p.424 has a good summary of the csa.



#### The Conditional-Sum Adder

### **Carry Calculations**

#### <u>The G chain</u>

This is the same as the carry chain in the P and G ripple adder except it does not contain  $C_{0.}$ It calculates C1, C2, C3 and C4, ignoring C0.

### The P chain

This is the same as the P chain in the carry-bypass adder, except, as shown on the next page, it has taps to select the correct sum for individual full adders.

#### **Comparison with other schemes**

Combination of carry-select and carry-bypass adders

Like the carry-select adder, it calculates both  $\Sigma(C_0=0)$  and  $\Sigma(C_0=1)$ .

It sends  $C_0$  -> Cout directly if all propagate signals are true, like the carry-bypass adder. Thus the propagate time, if  $C_0$  goes to Cout is almost the same as for the carry-bypass adder. The extra P line loading will slow it a little.

Note also this carry bypass is done for all the adders, for example  $\Sigma_4$  is controlled by  $P_3P_2P_1C_0$ . This means the individual sum terms will be faster than in the carry look ahead adder which uses  $G_3+P_3(G_2+P_2(G_1+P_1C_0)))$  to propagate  $C_0$  into adder 4.

It uses the generalized generate signal  $G_n^k$  which signals if a carry comes from circuitry between adders n and k. This is like the Brent-Kung adder, except here it uses only  $G_n^l$ 

It does not use the logarithmic carry propagation so, for long word lengths, it will be slower than Brent-Kung.

There is an alternate implementation of the carry-select adder which uses transmission gates.<sup>1</sup>

I

<sup>&</sup>lt;sup>1.</sup> See Jan M. Rabaey, *Digital Integrated Circuits*, Prentice Hall, 1996, Chapt. 7, Prob. 8, pp. 429-30.



Conditional Sum Adder -

**Conditional Sum Adder** 

**Conditional Sum Adder** 



**Increasing Stage Length** 

### **Increasing Stage Length**

Renumber the carrys by stage by making the output carry of stage k be  $S_{k}$ . In the picture,  $S_1=C_2$ ,  $S_2=C_4$ , ... Balance delays so path 0 and path k are equal. Path k is the longest path from some stage k input to  $S_k$ .  $\tau_k$  is its path delay. Path 3 is shown.

In the first stage, signal  $C_0$  will reach  $S_1$  before the signal on path 1, so the delay to  $S_1$  is  $\tau_1$ .

After that, as long as path k can reach mux k before the signal along path 0, then

(delay along path 0 up to carry  $S_k) = \tau_{0k} = \tau_1 {+} k {*} \tau mux$ 

The increase in delay between  $\tau_{0k}$  and  $\tau_{0(k+1)}$  is one mux delay as long as path k+1 can reach the mux k before the signal along path 0.

Thus we can increase the delay along each path k by one mux delay for each stage.

Thus  $\tau_{0m,}$  the total carry-out delay for m stages, is  $\tau_1{+}m^*\tau_{mux}$ 

The number of full adders, n = 2+3+4+5+...+m = m(m+1)/2 - 1. (Sum of arithmetic series)

Solve the quadratic equation to find  $m = -0.5 + \sqrt{(2.25 + n)}$ 

For n >> 2.25  $\tau_{0m} \approx \tau_{mux} \sqrt{n}$ 

### Balancing the whole sum

#### Carry-Bypass

The circuits above have the delay to the final carry faster than to some of



the high order bits of the sum. Then one of the critical paths is shown on the right. Here the stage length is decreased symmetrically on both ends to equalize the delay to the final sum bit in each stage.

#### Carry-Select

Here the final sum is selected in parallel by the carry. Shortening the most-significant end is not necessary.



### Conditional Sum Adder -

**Summary of Adders** 

### **Summary of Adders**

Ripple-carry adder is the smallest and the lowest power consumption, and for short words it may be fastest.

The bit-serial version is very small and very slow. It takes in and gives out bit streams. See Lealand Jackson, *Digital Filters and Signal Processing*, Kluwer 1989, pp 343-345.

The Brent-Kung adder is by far the fastest, but it gets very large. The conditional-sum adder is the second choice for speed, and has much less area.

#### **Experience with Small Adders**

For small adders, O(n) approximations may be misleading.

For 4 to 7 bit adds, using library Designware<sup>®</sup>, a Carleton graduate student, Youxing Zhao found:

The conditional sum adder (csa) was the fastest.

The ripple carry adder (rpl) was second and significantly slower.

The fast carry look-ahead (clf) was third.

The Brent-Kung (bk) and the carry look-ahead adder (cla) were last and about the same.

# Verilog Adders







### Verilog Adders -

#### Verilog Adders

### **Verilog Adders**

### **Ripple-Carry Adder**

#### **Connections**

- The input and output ports, **a**, **b**, **cin**, **cout** and **s**, do not have to be declared again. The internal connection, **c1**, **c2**, ..., normally would be declared. However:
- Wires do not have to be declared explicitly if they serve as wiring between arguments of module instantiations. For example c1, c2, ....

#### **Module Definitions**

- We define a module **ripple\_add8** and a module **fulladder**. **Ripple\_add8** calls **fulladder** eight times.
- The definition of a module must be completely outside the definition of any other module. Note the endmodule statement for ripple\_add8 came before module fulladder started

#### **Behavioural Model for Adder**

The full adder was defined by logic equations rather than gates. This allows a logic synthesizer to choose how the gates are to be put together. For example it might factor the carry into:

### a(b+c)+bc.

Normally the synthesizer will do a much better job than the designer. Two exceptions are:

- 1. when custom cells available that are not in the synthesizer library.
- 2. When the logic is too much for the minimizer. Carry-select adders are probably too much.

# Verilog Adders



Carleton

© John Knight Revised; November 18, 2003

Slide 85

### Verilog Adders -

### **Carry Lookahead Adder**

### **Carry Lookahead Adder**

### **Connections**

- The input and output ports, a, b, cin, cout and s, do not have to be declared again.
   The internal connection, ca, was declared. However in this case it was optional (see below).
- Wires do not have to be declared explicitly if they serve as wiring between arguments of module instantiations. For example declaration of **ca** in **LA4\_a** and **LA4\_b**, is optional.

#### Nonprocedural Verilog Is a Circuit

- Note again that Verilog statements, except in procedures, are definitions of connections. The order of the statements does not matter any more than it matters which gate is put at the top of a wiring diagram.
- The two 4-bit sections are coupled by a ripple carry

Dig Cir p. 159

### The Carry Lookahead Code

• the equations were written to follow my guess at the fastest implementation. A good synthesizer may change the gate connections considerably.

# Verilog Adders



Revised; November 18, 2003

Slide 86

### Verilog Adders =

The Carry-Select Adder

### The Carry-Select Adder

### **Wire Declarations**

- I tend to declare wires even when the default do not require it. It helps:
- a. to keep one from using the same symbol for two wires.

Dig Cir p. 161

b. to keep one confusing vectors and scalers, for example cin and c[0].

### **Parameters**

#### parameter zero=0, one=1;

This defines constants 0 and 1 at the start rather than deep inside the module. Then if one wants to change them, say the input should be asserted low logic, it is easy to do.

### Concatenation Left of the "="

```
Concatenation on the left side of an equal sign is handy:
assign {cout,s} = a + b + cin;
```



### Precoded Verilog Adders -

#### **Module Generators and Libraries**

### **Module Generators and Libraries**

### The fast way to get circuits

Most logic synthesizers have several types of adders already created. These may be Verilog descriptions coded as macros. They may be already laid out.

### Use a Behavioural Description with Libraries

The library or generator usually wants the simplest high-level description of the function:

$${cout,s} = a + b;$$

Put it in a module like **add8**.

Tell the synthesizer you want the module implemented by a macro or cell.

# Incrementers



### Incrementers -

#### **Incrementer/Decrementer**

### Incrementer/Decrementer

### Adders With One Input Fixed at One.

An adder can be used as an incrementer.

- If a unit is to do nothing but increment, use a much simpler circuit.
- Adders are made of full adders. Incrementers are made of half adders.

### Verilog and Incrementers

#### How smart is your sythesizer?

assign s = a +1; // If the synthesizer knows about incrementers this should generate one.
parameter one = 1;
assign s = a +one; // Maybe, but likely you will get an adder.
assign cin = 1,
 s = a +cin; // Unlikely

### 12. PROBLEM

Design a carry-select incrementer.

Hint: It is just a rearrangement of the AND gates.



# Common representations for signed numbers

- 1. Two's compliment
  - Uses a normal adder.
- One's complement Uses a normal adder except carry wraps around, Can double add times. Has two values representing zero.
- Sign magnitude Cumbersome to implement. Normal output format for some A to Ds and some additive encoding compression schemes.

### **Overflow test for 2's Complement**

Adding numbers of opposite sign can never overflow. Since **a**[**n**] and **b**[**n**] are the sign of a and b, **a**[**n**] =**b**[**n**] is the only potential overflow.

```
01
                                                                                                                          711
                                                                                                                               10
                                                                                                             1
                                                                                                                     10
<u>Case (i) Numbers have same sign ie.</u> a [n] =b [n]
If \mathbf{a}[\mathbf{n}] = \mathbf{b}[\mathbf{n}], then \mathbf{c}[\mathbf{n}] = \Sigma[\mathbf{n}], (see map of \Sigma_{\mathbf{n}} on right).
                                                                                                        Overflow
  \Rightarrow c[n] is the apparent sign of the number just as \Sigma[n] is.
The sum \Sigma [n] must have the common sign of a [n] and b [n] or there is overflow.
  But the sign \Sigma [n] = c [n]
                                                                 c[n+1]=0 if a[n]=0=b[n]
  Further c[n+1] = 1 if a[n]=1=b[n],
Deduce that \mathbf{c} [\mathbf{n+1}] \neq \mathbf{c} [\mathbf{n}] \Rightarrow \text{sign of } \Sigma is opposite the common sign of \mathbf{a} and \mathbf{b} \Rightarrow \text{overflow}.
 That is c[n+1] \oplus c[n] = 1 \Rightarrow \text{overflow}.
<u>Case (ii)</u> a [n] ≠b [n]
```

If  $a[n] \neq b[n]$ , then c[n+1] = c[n] and  $c[n+1] \oplus c[n] = 0$ . This agrees with no overflow.

Carleton University Digital Circuits p. 168 00 01

01 11 10

10 01

 $C_{n+1}\Sigma_n$ 



#### Negative Numbers -

**Two's Complement** 

### \_Two's Complement

### Overflow

Two's complement overflow can be very bad because it goes from maximum positive to maximum negative. On the other hand one can often recover from the overflow.

### **Recovery from overflow**

Let x be a large number such that adding 3+x overflows. Now immediately add -4 to the result. This will do a negative overflow and take the result back to x-1. This is exactly the result if their had been no overflow.

#### Intermediate results which overflow cause no error if the correct final answer lies within range.

This applies only to addition and subtraction.

Multiplication by an integer is all right because that is equivalent to adding many times. Multiplication by a fraction is not all right. There is an element of division destroys the overflow recovery.

multiplication by a fraction is not an fight. There is an element of division desubys the overhow rece



#### 13. PROBLEM

Estimate the area generated for this circuit vs the one on the next slide using XORs as a controlled inverter.

Carleton University Digital Circuits p. 172



Subtraction

# **Coding For Synthesis**

Having a reasonable concept of what the synthesizer will do will make smaller faster circuits.





- // As long as x[i] is 0, don't invert it.
- // After reaching the first x[i]=1, do not invert that x[i].
- // But do invert all bits <u>after</u> the first x[i]=1.

Carleton

Dig Cir p. 175

© John Knight Revised; November 18, 2003

Slide 93

### Negative Numbers -

Negating Two's Complement Numbers

### **Negating Two's Complement Numbers**

The algorithm shown is fast and simple.

### <u>Examples</u>

001010 = 10d Start on the right, travel left. As long as the bits are 0 leave them unchanged. On the first 1 leave that unchanged, but invert all bits from then on. The colon shows the break between inversion and noninversion. 1101:10 =-10d ------1101:00 =-12d 001:100 =-12d ------000101 = 5d 11101:1 =-5d



### Negative Numbers -

Finding the Two's Complement

### Finding the Two's Complement

This is a good circuit to use if you are not going to do an addition on the number after conversion.

If you are going to add the number immediately afterward, just invert each bit and make the carry-in for the adder equal 1.

Т