

### Features

- **Operating Frequency Range**
  - Up to 18MHz (Typ) at  $V_{CC} = 5V$
  - Minimum Center Frequency of 12MHz at  $V_{CC} = 4.5V$
- **Choice of Three Phase Comparators**
  - EXCLUSIVE-OR
  - Edge-Triggered JK Flip-Flop
  - Edge-Triggered RS Flip-Flop
- **Excellent VCO Frequency Linearity**
- **VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption**
- **Minimal Frequency Drift**
- **Operating Power Supply Voltage Range**
  - VCO Section ..... 3V to 6V
  - Digital Section ..... 2V to 6V
- **Fanout (Over Temperature Range)**
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- **Wide Operating Temperature Range ... -55°C to 125°C**
- **Balanced Propagation Delay and Transition Times**
- **Significant Power Reduction Compared to LSTTL Logic ICs**
- **HC Types**
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$  at  $V_{CC} = 5V$
- **HCT Types**
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8V$  (Max),  $V_{IH} = 2V$  (Min)
  - CMOS Input Compatibility,  $I_I \leq 1\mu A$  at VOL, VOH

### Applications

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control

### Description

The 'HC4046A and 'HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The 'HC4046A and 'HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

### Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4046AF3A	-55 to 125	16 Ld CERDIP
CD54HCT4046AF3A	-55 to 125	16 Ld CERDIP
CD74HC4046AE	-55 to 125	16 Ld PDIP
CD74HC4046AM	-55 to 125	16 Ld SOIC
CD74HC4046AMT	-55 to 125	16 Ld SOIC
CD74HC4046AM96	-55 to 125	16 Ld SOIC
CD74HC4046ANSR	-55 to 125	16 Ld SOP
CD74HC4046APWR	-55 to 125	16 Ld TSSOP
CD74HC4046APWT	-55 to 125	16 Ld TSSOP
CD74HCT4046AE	-55 to 125	16 Ld PDIP
CD74HCT4046AM	-55 to 125	16 Ld SOIC
CD74HCT4046AMT	-55 to 125	16 Ld SOIC
CD74HCT4046AM96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


# CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A

## Pinout

CD54HC4046A, CD54HCT4046A (CERDIP)  
 CD74HC4046A (PDIP, SOIC, SOP, TSSOP)  
 CD74HCT4046A (PDIP, SOIC)



## Functional Diagram



## Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCP <sub>OUT</sub>	Phase Comparator Pulse Output
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output
3	COMP <sub>IN</sub>	Comparator Input
4	VCO <sub>OUT</sub>	VCO Output
5	INH	Inhibit Input
6	C1 <sub>A</sub>	Capacitor C1 Connection A
7	C1 <sub>B</sub>	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCO <sub>IN</sub>	VCO Input
10	DEM <sub>OUT</sub>	Demodulator Output
11	R <sub>1</sub>	Resistor R1 Connection
12	R <sub>2</sub>	Resistor R2 Connection
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output
14	SIG <sub>IN</sub>	Signal Input
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output
16	V <sub>CC</sub>	Positive Supply Voltage



The frequency capture range ( $2f_C$ ) is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range ( $2f_L$ ) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  
 $V_{DEMOUT} = V_{PC1OUT} = (V_{CC}/\pi) (\phi_{SIGIN} - \phi_{COMPIN})$ ;  $\phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$




FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT  $f_0$

**Phase Comparator 2 (PC2)**

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where  $SIG_{IN}$  causes an up-count and  $COMP_{IN}$  a down-count. The transfer function of PC2, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEMOUT} = (V_{CC}/4\pi) (\phi_{SIGIN} - \phi_{COMPIN})$$

where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC2OUT}$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Figure 4. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Figure 5.




FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  
 $V_{DEMOUT} = V_{PC2OUT} = (V_{CC}/4\pi) (\phi_{SIGIN} - \phi_{COMPIN})$ ;  $\phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$




FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT  $f_0$

When the frequencies of  $SIG_{IN}$  and  $COMP_{IN}$  are equal but the phase of  $SIG_{IN}$  leads that of  $COMP_{IN}$ , the p-type output driver at  $PC2_{OUT}$  is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of  $SIG_{IN}$  lags that of  $COMP_{IN}$ , the n-type driver is held "ON".

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the  $SIG_{IN}$  frequency is lower than the  $COMP_{IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to  $PC2_{OUT}$  varies until the signal and comparator inputs are equal in both phase and

frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIG<sub>IN</sub> and COMP<sub>IN</sub> over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG<sub>IN</sub>, the VCO adjusts, via PC2, to its lowest frequency.

**Phase Comparator 3 (PC3)**


This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG<sub>IN</sub> and COMP<sub>IN</sub> are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

$$V_{DEMOUT} = (V_{CC}/2\pi) (f_{SIGIN} - f_{COMPIN}) \text{ where } V_{DEMOUT} \text{ is the demodulator output at pin 10; } V_{DEMOUT} = V_{PC3OUT} \text{ (via low-pass filter).}$$

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator at pin 10 ( $V_{DEMOUT}$ ), is the resultant of the phase differences of SIG<sub>IN</sub> and COMP<sub>IN</sub> as shown in Figure 6. Typical waveforms for the PC3 loop locked at  $f_o$  are shown in Figure 7.


The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between SIG<sub>IN</sub> and COMP<sub>IN</sub> varies between 0° and 360° and is 180° at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. With no signal present at SIG<sub>IN</sub>, the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the SIG<sub>IN</sub> (pin 14) or COMP<sub>IN</sub> (pin 3) inputs between the HC and the HCT versions.



**FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:**

$$V_{DEMOUT} = V_{PC3OUT} = (V_{CC}/2\pi) (\phi_{SIGIN} - \phi_{COMPIN}); \phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$$



**FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT  $f_o$**

# CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A

## Absolute Maximum Ratings

DC Supply Voltage, $V_{CC}$ .....	-0.5V to 7V
DC Input Diode Current, $I_{IK}$	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ .....	$\pm 20mA$
DC Output Diode Current, $I_{OK}$	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ .....	$\pm 20mA$
DC Drain Current, per Output, $I_O$	
For $-0.5V < V_O < V_{CC} + 0.5V$ .....	$\pm 25mA$
DC Output Source or Sink Current per Output Pin, $I_O$	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ .....	$\pm 25mA$
DC $V_{CC}$ or Ground Current, $I_{CC}$ .....	$\pm 50mA$

## Thermal Information

Package Thermal Impedance, $\theta_{JA}$ (see Note 1):	
E (PDIP) Package .....	67°C/W
M (SOIC) Package .....	73°C/W
NS (SOP) Package .....	64°C/W
PW (TSSOP) Package .....	108°C/W
Maximum Junction Temperature .....	150°C
Maximum Storage Temperature Range .....	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s) .....	300°C
(SOIC - Lead Tips Only)	

## Operating Conditions

Temperature Range, $T_A$ .....	-55°C to 125°C
Supply Voltage Range, $V_{CC}$	
HC Types .....	.2V to 6V
HCT Types .....	4.5V to 5.5V
DC Input or Output Voltage, $V_I, V_O$ .....	0V to $V_{CC}$
Input Rise and Fall Time	
2V .....	1000ns (Max)
4.5V .....	500ns (Max)
6V .....	400ns (Max)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		$V_{CC}$ (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		$V_I$ (V)	$I_O$ (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<b>HC TYPES</b>												
<b>VCO SECTION</b>												
INH High Level Input Voltage	$V_{IH}$	-	-	3	2.1	-	-	2.1	-	2.1	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
INH Low Level Input Voltage	$V_{IL}$	-	-	3	-	-	0.9	-	0.9	-	0.9	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-	-	-	-	-	-	-	-	-	V
			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	$V_{OL}$	$V_{IH}$ or $V_{IL}$	0.02	2	-	-	0.1	-	0.1	-	0.1	V
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads	$V_{OL}$	$V_{IH}$ or $V_{IL}$	-	-	-	-	-	-	-	-	-	V
			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	$V_{OL}$	$V_{IL}$ or $V_{IH}$	4	4.5	-	-	0.40	-	0.47	-	0.54	V
			5.2	6	-	-	0.40	-	0.47	-	0.54	V

**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

**DC Electrical Specifications (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS		V <sub>CC</sub> (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
INH VCO <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	µA
R1 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	3	-	-	No Limit	-	-	-	-	pF
				4.5	-	-		-	-	-	pF	
				6	-	-		-	-	-	pF	
VCO <sub>IN</sub> Operating Voltage Range	-	Over the range specified for R1 for Linearity See Figure 10, and 34 - 37 (Note 3)	-	3	1.1	-	1.9	-	-	-	-	V
				4.5	1.1	-	3.2	-	-	-	-	V
				6	1.1	-	4.6	-	-	-	-	V
<b>PHASE COMPARATOR SECTION</b>												
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
PCP <sub>OUT</sub> , PCn <sub>OUT</sub> High-Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
				4.5	4.4	-	-	4.4	-	4.4	-	V
				6	5.9	-	-	5.9	-	5.9	-	V
PCP <sub>OUT</sub> , PCn <sub>OUT</sub> High-Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
PCP <sub>OUT</sub> , PCn <sub>OUT</sub> Low-Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
				4.5	-	-	0.1	-	0.1	-	0.1	V
				6	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn <sub>OUT</sub> Low-Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND	-	2	-	-	±3	-	±4	-	±5	µA
				3	-	-	±7	-	±9	-	±11	µA
				4.5	-	-	±18	-	±23	-	±29	µA
				6	-	-	±30	-	±38	-	±45	µA
PC2 <sub>OUT</sub> Three-State Off-State Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±5	-	±10	µA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	R <sub>I</sub>	V <sub>I</sub> at Self-Bias Operation Point: ΔV <sub>I</sub> = 0.5V, See Figure 10	-	3	-	800	-	-	-	-	-	kΩ
				4.5	-	250	-	-	-	-	-	kΩ
				6	-	150	-	-	-	-	-	kΩ
<b>DEMODULATOR SECTION</b>												
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > 300kΩ Leakage Current Can Influence V <sub>DEMOUT</sub>	-	3	50	-	300	-	-	-	-	kΩ
				4.5	50	-	300	-	-	-	-	kΩ
				6	50	-	300	-	-	-	-	kΩ

**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

**DC Electrical Specifications (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS		V <sub>CC</sub> (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS	
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
Offset Voltage V <sub>COIN</sub> to V <sub>DEM</sub>	V <sub>OFF</sub>	V <sub>I</sub> = V <sub>VCOIN</sub> = $\frac{V_{CC}}{2}$		3	-	±30	-	-	-	-	-	mV	
		Values Taken Over R <sub>S</sub> Range See Figure 23		4.5	-	±20	-	-	-	-	-	-	mV
				6	-	±10	-	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>D</sub>	V <sub>DEMOUT</sub> = $\frac{V_{CC}}{2}$		3	-	25	-	-	-	-	-	Ω	
				4.5	-	25	-	-	-	-	-	Ω	
				6	-	25	-	-	-	-	-	Ω	
Quiescent Device Current	I <sub>CC</sub>	Pins 3, 5 and 14 at V <sub>CC</sub> Pin 9 at GND, I <sub>1</sub> at Pins 3 and 14 to be excluded		6	-	-	8	-	80	-	160	μA	

**HCT TYPES**

**VCO SECTION**

INH High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	Any Voltage Between V <sub>CC</sub> and GND		5.5	-		±0.1	-	±1	-	±1	μA
R1 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	0	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	Over the range specified for R1 for Linearity See Figure 10, and 34 - 37 (Note 3)		4.5	1.1	-	3.2	-	-	-	-	V

**PHASE COMPARATOR SECTION**

SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
--	-----------------	---	---	------------	---	---	---	---	---	---	---	---



**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

**DC Electrical Specifications (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS		V <sub>CC</sub> (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	I <sub>I</sub>	Any Voltage Between V <sub>CC</sub> and GND	-	5.5	-	-	±30		±38		±45	µA
PC2 <sub>OUT</sub> Three-State Off-State Current	I <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	5.5	-	-	±0.5	±5	-	-	±10	µA
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	R <sub>I</sub>	V <sub>I</sub> at Self-Bias Operation Point: ΔV <sub>I</sub> = 0.5V, See Figure 10		4.5	-	250	-	-	-	-	-	kΩ
<b>DEMODULATOR SECTION</b>												
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > 300kΩ Leakage Current Can Influence V <sub>DEM OUT</sub>		4.5	5	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	V <sub>OFF</sub>	V <sub>I</sub> = V <sub>VCO IN</sub> = $\frac{V_{CC}}{2}$ Values taken over R <sub>S</sub> Range See Figure 23		4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>D</sub>	V <sub>DEM OUT</sub> = $\frac{V_{CC}}{2}$		4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	I <sub>CC</sub>	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	µA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 4)	V <sub>CC</sub> -2.1 Excluding Pin 5	-	4.5 to 5.5	-	100	360	-	450	-	490	µA

**NOTES:**

- The value for R1 and R2 in parallel should exceed 2.7kΩ.
- The maximum operating voltage can be as high as V<sub>CC</sub> -0.9V, however, this may result in an increased offset voltage.
- For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

**HCT Input Loading Table**

INPUT	UNIT LOADS
INH	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specific in DC Electrical Specifications Table, e.g., 360 $\mu$ A max. at 25°C.

**Switching Specifications**  $C_L = 50$ pF, Input  $t_r, t_f = 6$ ns

PARAMETER	SYMBOL	TEST CONDITIONS	$V_{CC}$ (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<b>HC TYPES</b>												
<b>PHASE COMPARATOR SECTION</b>												
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>I</sub> OUT  SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>P</sub> OUT  SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>3</sub> OUT	t <sub>PLH</sub> , t <sub>PHL</sub>		2	-	-	200	-	250	-	300	ns	
			4.5	-	-	40	-	50	-	60	ns	
			6	-	-	34	-	43	-	51	ns	
	SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>P</sub> OUT			2	-	-	300	-	375	-	450	ns
				4.5	-	-	60	-	75	-	90	ns
				6	-	-	51	-	64	-	77	ns
	SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>3</sub> OUT			2	-	-	245	-	305	-	307	ns
				4.5	-	-	49	-	61	-	74	ns
				6	-	-	42	-	52	-	63	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns	
			4.5	-	-	15	-	19	-	22	ns	
			6	-	-	13	-	16	-	19	ns	
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>2</sub> OUT	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	265	-	330	-	400	ns	
			4.5	-	-	53	-	66	-	80	ns	
			6	-	-	45	-	56	-	68	ns	
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>2</sub> OUT	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	315	-	395	-	475	ns	
			4.5	-	-	63	-	79	-	95	ns	
			6	-	-	54	-	67	-	81	ns	
AC Coupled Input Sensitivity (P-P) at SIG <sub>IN</sub> or COMP <sub>IN</sub>		$V_{I(P-P)}$	3	-	11	-	-	-	-	-	mV	
			4.5	-	15	-	-	-	-	-	mV	
			6	-	33	-	-	-	-	-	mV	
<b>VCO SECTION</b>												
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	$R_1 = 100k\Omega$ , $R_2 = \infty$	3	-	0.11	-	-	-	-	-	%/°C	
			4.5	-	0.11	-	-	-	-	-	%/°C	
			6	-	0.11	-	-	-	-	-	%/°C	
Maximum Frequency	f <sub>MAX</sub>	$C_1 = 50$ pF $R_1 = 3.5k\Omega$ $R_2 = \infty$	3	-	24	-	-	-	-	-	MHz	
			4.5	-	24	-	-	-	-	-	MHz	
			6	-	24	-	-	-	-	-	MHz	
		$C_1 = 0$ pF $R_1 = 9.1k\Omega$ $R_2 = \infty$	3	-	38	-	-	-	-	-	MHz	
			4.5	-	38	-	-	-	-	-	MHz	
			6	-	38	-	-	-	-	-	MHz	

**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

**Switching Specifications**  $C_L = 50\text{pF}$ , Input  $t_r, t_f = 6\text{ns}$  (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	$V_{CC}$ (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS			
				MIN	TYP	MAX	MIN	MAX	MIN	MAX				
Center Frequency		$C_1 = 40\text{pF}$ $R_1 = 3\text{k}\Omega$ $R_2 = \infty$ $V_{COIN} = V_{CC}/2$	3	7	10	-	-	-	-	-	MHz			
			4.5	12	17	-	-	-	-	-	MHz			
			6	14	21	-	-	-	-	-	MHz			
Frequency Linearity	$\Delta f_{VCO}$	$R_1 = 100\text{k}\Omega$ $R_2 = \infty$ $C_1 = 100\text{pF}$	3	-	0.4	-	-	-	-	-	%			
			4.5	-	0.4	-	-	-	-	-	%			
			6	-	0.4	-	-	-	-	-	%			
Offset Frequency		$R_2 = 220\text{k}\Omega$ $C_1 = 1\text{nF}$	3	-	400	-	-	-	-	-	kHz			
			4.5	-	400	-	-	-	-	-	kHz			
			6	-	400	-	-	-	-	-	kHz			
<b>DEMODULATOR SECTION</b>														
$V_{OUT}$ Vs $f_{IN}$		$R_1 = 100\text{k}\Omega$ $R_2 = \infty$ $C_1 = 100\text{pF}$ $R_S = 10\text{k}\Omega$ $R_3 = 100\text{k}\Omega$ $C_2 = 100\text{pF}$	3	-	-	-	-	-	-	-	mV/kHz			
			4.5	-	330	-	-	-	-	-	mV/kHz			
			6	-	-	-	-	-	-	-	mV/kHz			
<b>HCT TYPES</b>														
<b>PHASE COMPARATOR SECTION</b>														
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>OUT</sub>	$t_{PHL}, t_{PLH}$	$C_L = 50\text{pF}$	4.5	-	-	45	-	56	-	68	ns			
			SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>2OUT</sub>	$t_{PHL}, t_{PLH}$	$C_L = 50\text{pF}$	4.5	-	-	68	-	85	-	102	ns
			SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>3OUT</sub>	$t_{PHL}, t_{PLH}$	$C_L = 50\text{pF}$	4.5	-	-	58	-	73	-	87	ns
Output Transition Time	$t_{TLH}, t_{THL}$	$C_L = 50\text{pF}$	4.5	-	-	15	-	19	-	22	ns			
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>2OUT</sub>	$t_{PZH}, t_{PZL}$	$C_L = 50\text{pF}$	4.5	-	-	60	-	75	-	90	pF			
Output Disable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC <sub>ZOUT</sub>	$t_{PHZ}, t_{PLZ}$	$C_L = 50\text{pF}$	4.5	-	-	68	-	85	-	102	pF			
AC Coupled Input Sensitivity (p-p) at SIG <sub>IN</sub> or COMP <sub>1</sub>		$V_{I(p-p)}$	4.5	-	15	-	-	-	-	-	mV			
<b>VCO SECTION</b>														
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	$R_1 = 100\text{k}\Omega$ , $R_2 = \infty$	4.5	-	0.11	-	-	-	-	-	%/°C			
Maximum Frequency	$f_{MAX}$	$C_1 = 50\text{pF}$ $R_1 = 3.5\text{k}\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz			
		$C_1 = 0\text{pF}$ $R_1 = 9.1\text{k}\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz			
Center Frequency		$C_1 = 40\text{pF}$ $R_1 = 3\text{k}\Omega$ $R_2 = \infty$ $V_{COIN} = V_{CC}/2$	4.5	12	17	-	-	-	-	-	MHz			
Frequency Linearity	$\Delta f_{VCO}$	$R_1 = 100\text{k}\Omega$ $R_2 = \infty$ $C_1 = 100\text{pF}$	4.5	-	0.4	-	-	-	-	-	%			

# CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A

## Switching Specifications $C_L = 50\text{pF}$ , Input $t_r, t_f = 6\text{ns}$ (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	$V_{CC}$ (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Offset Frequency		$R_2 = 220\text{k}\Omega$ $C_1 = 1\text{nF}$	4.5	-	400	-	-	-	-	-	kHz
<b>DEMODULATOR SECTION</b>											
$V_{OUT}$ Vs $f_{IN}$		$R_1 = 100\text{k}\Omega$ $R_2 = \infty$ $C_1 = 100\text{pF}$ $R_S = 10\text{k}\Omega$ $R_3 = 100\text{k}\Omega$ $C_2 = 100\text{pF}$	4.5	-	330	-	-	-	-	-	mV/kHz

## Test Circuits and Waveforms




FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES




FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR PC2\_OUT

## Typical Performance Curves




FIGURE 10. TYPICAL INPUT RESISTANCE CURVE AT SIG\_IN, COMP\_IN

Typical Performance Curves (Continued)




FIGURE 11. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 4.5V$ )




FIGURE 12. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 6V$ )




FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 3V$ ,  $R2 = OPEN$ )




FIGURE 14. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 4.5V$ )




FIGURE 15. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 5.5V$ )




FIGURE 16. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 1.5M\Omega$ ,  $C1 = 50pF$ )

Typical Performance Curves (Continued)




FIGURE 17. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 1.5M\Omega$ ,  $C1 = 0.1\mu F$ )




FIGURE 18. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 150k\Omega$ ,  $C1 = 0.1\mu F$ )




FIGURE 19. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 5.6k\Omega$ ,  $C1 = 0.1\mu F$ )




FIGURE 20. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 150k\Omega$ ,  $C1 = 50pF$ )




FIGURE 21. HC4046A TYPICAL VCO FREQUENCY vs  $V_{CO\_IN}$  ( $R1 = 5.6k\Omega$ ,  $C1 = 50pF$ )




FIGURE 22. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF  $R1$  ( $V_{CC} = 3V$ )

Typical Performance Curves (Continued)




FIGURE 23. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF  $R1$  ( $V_{CC} = 4.5V$ )




FIGURE 24. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF  $R1$  ( $V_{CC} = 6V$ )




FIGURE 25. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF  $R1$




FIGURE 26. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF  $R1$  ( $V_{CC} = 4.5V$ )

Typical Performance Curves (Continued)




FIGURE 27. HC4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC} = 4.5V$ )




FIGURE 28. HC4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC} = 3V$ )




FIGURE 29. HCT4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC} = 4.5V$ )




FIGURE 30. HC4046A AND HCT4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC} = 6V, V_{CC} = 5.5V$ )




FIGURE 31. HC4046A  $f_{MIN}/f_{MAX}$  vs R2/R1 ( $V_{CC} = 3V, 4.5V, 6V$ )




FIGURE 32. HCT4046A  $f_{MAX}/f_{MIN}$  vs R2/R1 ( $V_{CC} = 4.5V \text{ TO } 5.5V$ )



Typical Performance Curves (Continued)




FIGURE 33. DEFINITION OF VCO FREQUENCY LINEARITY




FIGURE 34. HC4046A VCO LINEARITY vs R1 ( $V_{CC} = 4.5V$ )




FIGURE 35. HC4046A VCO LINEARITY vs R1 ( $V_{CC} = 3V$ )




FIGURE 36. HC4046A VCO LINEARITY vs R1 ( $V_{CC} = 6V$ )




FIGURE 37. HCT4046A VCO LINEARITY vs R1 ( $V_{CC} = 4.5V, V_{CC} = 5.5V$ )




FIGURE 38. HC4046A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( $V_{CC} = 3V, 4.5V, 6V$ )

Typical Performance Curves (Continued)




FIGURE 39. HCT4046A DEMODULATOR POWER DISSIPATION vs  $R_S$  (TYP) ( $V_{CC} = 3V, 4.5V, 6V$ )




FIGURE 40. HC4046A VCO POWER DISSIPATION vs  $R_1$  ( $C_1 = 50pF, 1\mu F$ )




FIGURE 41. HCT4046A VCO POWER DISSIPATION vs  $R_2$  ( $C_1 = 50pF, 1\mu F$ )




FIGURE 42. HCT4046A VCO POWER DISSIPATION vs  $R_1$  ( $C_1 = 50pF, 1\mu F$ )




FIGURE 43. HC4046A VCO POWER DISSIPATION vs  $R_2$  ( $C_1 = 50pF, 1\mu F$ )

## CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A

### HC/HCT4046A C<sub>PD</sub>

CHIP SECTION	HC	HCT	UNIT
Comparator 1	48	50	pF
Comparators 2 and 3	39	48	pF
VCO	61	53	pF

References should be made to Figures 11 through 15 and Figures 27 through 32 as indicated in the table.

Values of the selected components should be within the following ranges:







- R1            Between 3kΩ and 300kΩ
- R2            Between 3kΩ and 300kΩ
- R1 + R2      Parallel Value > 2.7kΩ
- C1            Greater Than 40pF

### Application Information

This information is a guide for the approximation of values of external components to be used with the 'HC4046A and 'HCT4046A in a phase-lock-loop system.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
VCO Frequency Without Extra Offset	PC1, PC2 or PC3	<p>VCO Frequency Characteristic</p> <p>With <math>R2 = \infty</math> and <math>R1</math> within the range <math>3k\Omega &lt; R1 &lt; 300k\Omega</math>, the characteristics of the VCO operation will be as shown in Figures 11 - 15. (Due to <math>R1</math>, <math>C1</math> time constant a small offset remains when <math>R2 = \infty</math>.)</p> <p style="text-align: center;"><b>FIGURE 44. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: <math>f_o</math> = CENTER FREQUENCY: <math>2f_L</math> = FREQUENCY LOCK RANGE</b></p>
	PC1	<p>Selection of <math>R1</math> and <math>C1</math></p> <p>Given <math>f_o</math>, determine the values of <math>R1</math> and <math>C1</math> using Figures 11 - 15</p>
	PC2 or PC3	<p>Given <math>f_{MAX}</math> calculate <math>f_o</math> as <math>f_{MAX}/2</math> and determine the values of <math>R1</math> and <math>C1</math> using Figures 11 - 15. To obtain <math>2f_L</math>: <math>2f_L \approx 1.2 (V_{CC} - 1.8V)/(R1C1)</math> where valid range of <math>V_{COIN}</math> is <math>1.1V &lt; V_{COIN} &lt; V_{CC} - 0.9V</math></p>
VCO Frequency with Extra Offset	PC1, PC2 or PC3	<p>VCO Frequency Characteristic</p> <p>With <math>R1</math> and <math>R2</math> within the ranges <math>3k\Omega &lt; R1 &lt; 300k\Omega</math>, <math>3k\Omega &lt; R2 &lt; 300k\Omega</math>, the characteristics of the VCO operation will be as shown in Figures 27 - 32.</p> <p style="text-align: center;"><b>FIGURE 45. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: <math>f_o</math> = CENTER FREQUENCY: <math>2f_L</math> = FREQUENCY LOCK RANGE</b></p>
	PC1, PC2 or PC3	<p>Selection of <math>R1</math>, <math>R2</math> and <math>C1</math></p> <p>Given <math>f_o</math> and <math>f_L</math>, offset frequency, <math>f_{MIN}</math>, may be calculated from <math>f_{MIN} \approx f_o - 1.6 f_L</math>. Obtain the values of <math>C1</math> and <math>R2</math> by using Figures 27 - 30. Calculate the values of <math>R1</math> from Figures 31 - 32.</p>

**CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A**

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS
PLL Conditions with No Signal at the SIG <sub>IN</sub> Input	PC1	VCO adjusts to $f_0$ with $\phi_{\text{DEMOUT}} = 90^\circ$ and $V_{\text{VCOIN}} = 1/2 V_{\text{CC}}$ (see Figure 2)
	PC2	VCO adjusts to $f_{\text{MIN}}$ with $\phi_{\text{DEMOUT}} = -360^\circ$ and $V_{\text{VCOIN}} = 0V$ (see Figure 4)
	PC3	VCO adjusts to $f_{\text{MAX}}$ with $\phi_{\text{DEMOUT}} = 360^\circ$ and $V_{\text{VCOIN}} = V_{\text{CC}}$ (see Figure 6)
PLL Frequency Capture Range	PC1, PC2 or PC3	Loop Filter Component Selection    <p>(A) <math>\tau = R3 \times C2</math>      (B) AMPLITUDE CHARACTERISTIC      (C) POLE-ZERO DIAGRAM</p> <p>A small capture range (<math>2f_c</math>) is obtained if <math>\tau &gt; 2f_c \approx 1/\pi (2\pi f_L/\tau.)^{1/2}</math></p> <p align="center"><b>FIGURE 46. SIMPLE LOOP FILTER FOR PLL WITHOUT OFFSET</b></p>
		   <p>(A) <math>\tau1 = R3 \times C2;</math>  <math>\tau2 = R4 \times C2;</math>  <math>\tau3 = (R3 + R4) \times C2</math>      (B) AMPLITUDE CHARACTERISTIC      (C) POLE-ZERO DIAGRAM</p> <p align="center"><b>FIGURE 47. SIMPLE LOOP FILTER FOR PLL WITH OFFSET</b></p>
PLL Locks on Harmonics at Center Frequency	PC1 or PC3	Yes
	PC2	No
Noise Rejection at Signal Input	PC1	High
	PC2 or PC3	Low
AC Ripple Content when PLL is Locked	PC1	$f_r = 2f_i$ , large ripple content at $\phi_{\text{DEMOUT}} = 90^\circ$
	PC2	$f_r = f_i$ , small ripple content at $\phi_{\text{DEMOUT}} = 0^\circ$
	PC3	$f_r = f_{\text{SIGIN}}$ , large ripple content at $\phi_{\text{DEMOUT}} = 180^\circ$