Lab 1: Schematic and Layout of a NAND gate

In lab 1, our objective is to:

- Get familiar with the Cadence Virtuoso environment.
- Draw a schematic of a simple NAND gate and simulate it.
- Draw layout of a NAND gate using cell library, then run a design rule check (DRC), extract, run a layout versus schematic (LVS) and simulate the extracted circuit.
- Compare the schematic and extracted simulations.

In this lab procedure, detailed procedures and snapshots are given for the sake of understanding. You are supposed to understand the procedures, so that you can design your own circuit later. The other lab procedures will not be as elaborate except where necessary. Please refer to this lab procedure in future labs for reference.

Login procedure:

After logging in to the computer in the lab using your existing DoE accounts, double click on the "**Unix Systems**" icon to start the remote login server on the Unix machine. Choose one of the computers from the list and click "**Connect**". Ask the TA(s) for help if you have trouble. When you are prompted to enter your username and password, ask the TA(s) for your username and initial password. Make sure you **change your password** as soon as you log in for the first time and **remember** it for the rest of the labs. *The TA(s) might not be able to help you if you forget your password*.

PART A: Procedure

- 1. Open a terminal and create a folder in your home directory for Lab 1 "elec4708/lab1"
 - > mkdir elec4708
 - > cd elec4708
 - > mkdir lab1
 - > cd lab1
- Start Cadence in the directory your just created. A window allowing you select the technology kit should popup. Select the TSMC 65nm GP (general purpose) OA technology kit. (Kits ending in OA will open in Cadence 6)
 - > startCds

	cmc_kits_view	_ 0 ×
<u>F</u> ile		<u>H</u> elp
	A	
CI	МС	search
You	must be a designer/prototype level subscriber of CMC Microsyste	ms to use
	To purchase a subscription go to www.cmc.ca or call 613-530-4	666
0	startCds_ibm130nm.1.8.0.2	A
0	startCds_ibm130nm.1.8.0.4	
0	startCds_ibm130nm.1.8.0.4_oa	
0	startCds_qubic.9.4.a	
0	startCds_st65nm.1.0	
0	startCds_st90nm.3.0	
0	startCds_tezzaron.2010q2v1	
0	startCds_tezzaron.2011q2v2	
0	startCds_tezzaron.2011q2v2_oa	
0	startCds_tezzaron.2011q2v3	
0	startCds_tezzaron.2011q2v3_oa	
0	startCds_tsmc65nm_gp.1.2	
۲	startCds_tsmc65nm_gp_OA.1.2	
0	startCds_tsmc65nm_lp.1.5a	
0	startCds_tsmc65nm_lp_OA.1.7	
0	startCds_tsmc90nm_gp.1.0a	
0	startCds_tsmc90nm_gp_OA.1.2	
0	startCds_tsmc180nm.5.2	
0	startCds_tsmc350nm.4.3	
EL.	Í	
	run	Quit

3. Close the "What's New" window if it appears. The Virtuoso console should still be open.

C Virt	uoso® 6.1.4-64b - Log: /home/sukneetbasuta/CDS.log	_ = ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions <u>H</u> elp		cādence
	ROPERTY OF MENTOR GRAPHICS CORPORATION SORS AND IS SUBJECT TO LICENSE TERMS.	
∏ mouse L: 1 >	M:	Es B:


4. The next thing we will do is make a library to hold all your work for lab1. Click on **Tools -> Library Manager** (or simply press **F6**). Library manager window should pop up.

	Library <u>M</u> anager		
	Library <u>P</u> ath Editor		
	Verilog Integration	•	
	V <u>H</u> DL Tool Box		
	Mixed Signal <u>E</u> nvironment	 International statements 	
	ADE <u>L</u>		
	ADE <u>X</u> L		
	Characterization and Modeling		
	AMS		
	<u>T</u> echnology File Manager		
	<u>D</u> isplay Resource Manager		
	A <u>b</u> stract Generator		
	Set Cell T <u>y</u> pe		
	SKILL Development Environment (New)		
	<u>S</u> KILL Development		
	Con <u>v</u> ersion Tool Box		
Č	<u>U</u> niquify	yg: /home/sukneetbasuta/CDS.log	_
<u>F</u> ile	<u>T</u> ools <u>O</u> ptions <u>H</u> elp		cādence
77	OR ITS LICENSORS AND IS SU	BJECT TO LICENSE TERMS.	
	ing rte.cxt		e
1	-		
,			
i ≣mou:	se L:	M:	R:
1 Lik	orary Manager		

5. Click **File -> New -> Library**. Type "lab1" in Name field. Click OK.

Show Categories 🔲 Sho Ibrary		
iorary	New Library X	
nalogLib asic IsDefTechLib ample baLib mcN65	Library Name Lab1 Directory calculate c4708/tut/ ca	
	File type: Directories	
	Design Manager	
	Use NONE	
lessages	O Use No DM	
/arning: '/home/sukneetbasut /arning: '/home/sukneetbasut /arning: '/home/sukneetbasut	OK Apply Cancel Help //tcbn8 65gplu	65gplus us/TSM

6. Select "Attach to an existing techfile" and Click OK.



7. Select "tsmcN65" from the Technology Library list. Click OK.

Attach Library to 1	Technology Library X
New Library	Lab1
Technology Library	analogLib basic cdsDefTechLib sample sbaLib tsmcN65 OK Cancel Apply Help

 Highlight the new library you have just created, i.e. "lab1", and click File -> New -> Cell View. Type "NAND" in Cell Name. Keep the default values in other fields as shown. Click OK.

	Library Manager: Directoryome/sukneetbasuta/elec4708/tut	_ 🗆 X
<u>Eile</u> Edit <u>V</u> iew <u>D</u> esign Manager	Help	cādence
Den Ctrl+O Open (<u>R</u> ead-Only) Ctrl+R	Library Cell View Category View	
Copen With Load Defaults Save Defaults		
Ogen Shell Window Ctrl+P		
Exit Ctrl+X		

Show Categories		
ibrary	Cell	
.ab1		
ab1 analogLib		
asic	New File X	
:dsDefTechLib sample	File	
sbaLib smcN65	Library Lab1	
500005	Cell NAND	
	View schematic	
	Type schematic	
	Open with Schematics L	
	Always use this application for this type of file	
	Library path file	
	/home/sukneetbasuta/elec4708/tut/cds.lib	
	OK Cancel Help	
dessages		
	נישי סטינטינפטרגווט , בוחפ ס. סמרחטרווחט זוופ ייסואוסיאנטינטונע _סטרוח_ווטטאנט	- endleona
Varning: '/home/sukneetbasuta/ele Varning: '/home/sukneetbasuta/ele	2c4708/tut/tech.lib', Line 6: Skipping: '/CMC/kits/tsmc_65nm_libs//tcbn65g 2c4708/tut/tech.lib', Line 6: Cannot find file '/CMC/kits/tsmc_65nm_libs//tc	jplus/TSM
	c4708/tut/tech.lib', Line 6: Skipping: '/CMC/kits/tsmc_65nm_libs//tcbn65g e/sukneetbasuta/elec4708/tut/Lab1.	


9. If a License error pops up like the one below, hit "Always".

Next License	×
(icLic-23) License Virtuoso_Schematic_Editor_L ("95100") is not available to run Schematics Would you like to try checking out the license Virtuoso_Schematic_Editor_XL ("95115") inste	-L. ad?
Yes No Always Never Help	

A blank Virtuoso Schematic Editing window will open. Move your cursor through the icons on the top toolbar and pop-up descriptions for each will show up.

	<u>L</u> aun	ch	Eil		dit	⊻ie	w	<u>C</u> re	ate	C	hec	×	Ogt	ions	Mi	grate	<u>v</u>	/jnd	ow	Cal	ibre	He	p											(enco
	Þ		8	8	j.	*	é	9		1	×	6) '	ŗ	69	\$		e	j.	Q	9	6	Q.	8	J.	망	1	1	abc	-10	Ē					
																										ł.										
															-						-															
II mouse L: schSingleSelectPt() M: schHiMousePopUp() R: schHiMouse	mous	e L	: \$C	hSin	gle:	Sele	C1P	10										M: s	chH	iiM0	useF	PopU	P0									R:	schł	HIM	ousei	opUp

10. The next thing we will do is draw the NAND gate using pfets and nfets. We will also add 2 input pins, 1 output pin, 1 VDD pin and 1 GND pin. A circuit diagram of NAND gate is given here.



11. To add an instance in your schematic, you can click on the Add Instance icon on the top toolbar, or click on **Create -> Instance**, or simply type "i" from the keyboard. The Add Instance dialog box will show up.


Virtuo	so® Schema	atic Edito	or L Editi	ng: La	b1 NAN	D schema	itic					>
Launch File Edit View Create Check Op	tions <u>M</u> igra	te <u>W</u> ind	ow Cali	bre <u>F</u>	<u>l</u> elp							cādence
🗁 🕢 🕞 🚸 (<mark>🔭 [</mark> nstance	I	5 C		Q	Q 🗄	<u>الا الم</u>	; 1	1	abc	•		_
1, <u>Wi</u> re (narrow) 1, Wire (wi <u>d</u> e) 2, Wire Na <u>m</u> e Net Expression	W Shift+W L	 		· · · · · · · · · · · · · · · · · · ·	· · ·			· · ·	· · · · · · · · · · · · · · · · · · ·	· · ·	· · ·	
 ✓■ Pin Block Cellview Solder Dot Note Patchcord Probe MultiSheet 	P Shift+I											
CP <u>E</u> NetSets	•		· · ·							· · ·		· · · · · ·
≡ mouse L: schSingleSelectPt() 1(3) Instance I		M: s	chHiMou	usePop)Up()						R: schH	iMousePopUp() Cmd: Sel:

- Add Instance tsmcN65 Librarv Browse Cell pch Library Browser - Add Instance View symbol Show Categories Library Cell View Names tsmcN65 symbol pch Array Rows 1 ADVance MS Lab1 pass_lvt_mac / Rotate ⊿⊾ Sideways analogLib pass mac ams auCdl basic pcapacitor cdsDefTechLib pch auLvs sample pch_25 eldoD Model name pch pch_25_mac hspiceD shal ih dard WT I description tsmcN65 pch_25_macx pch_25od33 spectre symbol L(M) 60n M pch_25od33_mac pch_25od33_macx 200n M W (M) pch_25od33x total_width(M) 200n M pch_25ud18 pch_25ud18_mac Number of Fingers 1 pch_25ud18_macx Multiplier 1 pch_25ud18x pch_25x Hide Ca pch_hvt pch_hvt_mac pch_hvt_macx pch_hvtx pch_lvt pch lvt mac Close (Filters...) Display... (Help)
- 12. Click Browse beside Library. Library Manager will pop up.

- 13. In Library, select "tsmcN65", in cell select "pch" (for a pfet device), in view select "symbol". Then click Close.
- 14. Close the Library Browser and, optionally, Hide the Add Instance window. Place the instance in your design. You can place multiple instances of same item, can rotate the instance by typing 'r' on your keyboard, or mirror the instance by hitting "Shift+r". When you are done with placing all the instances of that item, press Esc to leave "Add Instance" mode.

8 <u>L</u> aunc	h E	ilo	Edit	- v	iouz		rea	to	Che			oso(_		-	-			-					ANC) sci	herr	nati	c	_	_									ād	-	
Launc		jie	<u>c</u> un	<u>v</u>	jew	9	jea	le	Cile	:U <u>K</u>	oţ	<u>j</u> uon	5	<u>twn</u> é	Jiai	e	<u> </u>	100	0	-		-	ηų	_	_	_	_	_	_	_	_	_	_	_	_	_	_	C	a u	er	10
	R			4Ĵ	¢	C			×	(1	Ţ	,		4	5	¢			2	Q	6	2	Æ		12	6	1	. '	1	ab	<u>-</u>	-		1						
												i.	Ì						Ì																						Ĭ.
														n ob								ob																			
														PON	, "	pch					P	on	, "r	ch"																	
													C		Ŵ	120	ØN -				i d	\square	- W:	200																	
															i la fi	6Øn nae	rs:1				•		l:E fir	Øn Igers	3:1																
														·	si	mM tal	:1					•	si	ńМ:																	
																aculi	1 - I -						. (0	ean M																	
•						•							•							•							•														
nouse	e L: s	chSi	ngle	eSel	ect	Pt()				_							M:	sch	HiN	1ou	seP	opL	lp()							_					F): sc	:hH	iMo	use	Pop	oUp
) >						-0																1.	1.0																	nd:	

15. You can access the object property window by right-clicking on an instance and selecting properties. Alternatively, you can select an instance and press "q".



16. The Edit Object Properties window will pop up and will show properties of that instance. You can change length or width if required. For now, we will use default widths for pfets and nfets. However, you can change widths later to enhance performance. Note that the default length value is set to the minimum allowed by the technology, but this is not the case for the default width value. **NOTE: It is okay if the width rounds to the nearest multiple of 5.** Due to process variations, there is a limitation on accuracy.

	Edit Object Properties	2
Apply To Only curre	ent 🔽 instance 🔽	
	user 🗹 CDF	
Browse	Reset Instance Labels Display	
Property	Value	Display
	tsmcN65	off 🔽
Cell Name	pch	value 🔽
View Name	symbol	off
Instance Name	M1	off 🔽
	Add Delete Modify	
CDF Parameter	Value	Display
Model name	pch	off 🔽
description	dard VT PMOS transistor	off 🔽
L(M)	60n M	off 🔽
w (M)	200n M	off 🔽
total_width(M)	200n M	off 🔽
Number of Fingers	1	off 🔽
Multiplier	1	off 🔽
total_m	1	off 🔽
Hard_constrain	⊻	off 🔽
Calc Diff Params		off 🔽
Source_area	3.5e-14	off 🔽
Drain_area	3.5e-14	off 🔽
Source_periphery_(M)	750n M	off 🔽
Drain_periphery_(M)	750n M	off 🔽
NRS	0.5	off 🔽
NRD	0.5	off 🔽
Calc SA SB SD		off 🔽
SD(Fingers_Spacing)_(M)	200n M	off 🔽

- 17. Repeat steps 11. to 14. for the nfets ("**nch**" from the same library) and place them in your design.
- 18. To input and output signals, you need to add pins. To add pins, click on the Create Pin button on the top toolbar, or click **Create -> Pin**, or simply type "**p**" from the keyboard. Add Pin dialog box will open.

Image: Source Image: Source Wire (narrow) W Solder Dot Wolfset Mote Wire (narrow) Pigbe (ndition) Wire (narrow) MultiSheet CPE NetSets CPE NetSets Wire (narrow) Muse PopUp() M: schHiMousePopUp()	ŵ.	Virtuoso® Schematic Editor L Editing: Lab1 NAND schematic	_ □ >
Wire (narrow) W Wire (wide) Shift+W Wire (wide) Shift+W Block Chille Solder Dot Solder Dot Note Solder Dot Prigbe MultiSheet CPE_NelSets VolUk(1) Note Solder Dot MultiSheet CPE_NelSets VolUk(1) KotelMinusePopUp() Rouse L: schSingleSelecPti() M: schHiMousePopUp()	<u>L</u> aunch <u>F</u> ile <u>E</u> dit <u>V</u> ie	v <u>Create</u> Chec <u>k</u> O <u>p</u> tions <u>Mig</u> rate <u>Wi</u> ndow Calibre <u>H</u> elp	cādence
1 Wire (wide) Shift-W Wire (wide) Shift-W Wire Name L Net Expression Pin Pin Pin Block Shift-H Solder Dot Solder Note Patchcord Prope MultiSheet CPE_NetSets Fragment MultiSheet CPE_NetSets CPE_NetSets MultiSheet State MultiSheet CPE_NetSets MultiSheet R: schHiMousePopUp() R: schHiMousePopUp()	1	1 🔭 Instance I 🥱 🥜 🔍 🔍 🔍 🕄 🔭 1. 1. 🚈 🛥 🖻	
Block Shift+1 Cellview Solder Dot Note Patchcord Probe MultiSheet CPE_NetSets CPE_NetSets MultiSheet CPE_NetSets		1 Wire (narrow) W 1 Wire (wide) Shift+W 1 Wire Name L	· · · · ·
CPE_NetSets		Block Shift+I Cellview "pch" Solder Dot "pch" Note "60" Patchcord "finders:1 Probe totalM:1	
			· · · · ·
	mouse L: schSingleSeled 3) Pin P	tPt() M: schHiMousePopUp() R: schHit	vlousePopUp(Cmd: Sel


19. Type the names of the pins you want to add in sequence, leaving a blank space in between. DO NOT click Hide button. You will need to change Direction property for some of the pins.

	A	dd Pin	×
Pin Names	A B C VDD GND		
Direction	input 🔽	Bus Expansion	🖲 off 🔾 on
Usage	schematic 🔽	Placement	🖲 single 🔾 multiple
Attach Net Expres	sion: 💿 No 🔾	Yes	
Property Name			
Default Net Name			
Font Height	0.0625	Font Style	stick -
AL Rotate	A Sideways	Upside Down	Show Sensitivity >>
		Hide Cance	el Defaults Help

- 20. Click on the schematic where you want to place pin A. For pin A and B direction should be input, for pin C direction should be output, for pin VDD and GND direction should be inputOutput. Now click "Cancel" in the Add Pin dialog box.
 - Virtuoso® Schematic Editor L Editing: Lab1 NAND schematic Launch File Edit View Create Check Options Migrate Window Calibre Help cādence 🇏 Instance. L 망 € Q Q Q | 🗁 🛃 🔒 | 💠 æ 1 1 abc 🕕 📰 <u>W</u>ire (narrow) Wire (wide) Shift+W Wire Na<u>m</u>e.. L Net Expression. <u>Pin..</u> Ρ Shift+I Block.. <u>C</u>ellview <u>S</u>older Dot Note Patchcord.. Pr<u>o</u>be MultiSheet. CPF NetSets netØ16 nətØ12 mouse L: schSingleSelectPt() R: schHiMousePopUp() M: schHiMousePopUp() 11(13) Wire (narrow) W Cmd: Sel: 0
- 21. To add wires, you can click on Wire (narrow) icon k on the top toolbar, or click Create -> Wire (narrow), or simply type "w" from the keyboard. The Add Wire dialog box will open.

- 22. Connect the pins with FETs properly to form a NAND gate. Notice that you have to connect the substrate of pfets and nfets properly.
- 23. Now that the schematic is completed, we must save it and check for any errors or warnings.


To do both operations at once, click the on "**Check and Save**" icon and the top toolbar, or click **File -> Check and Save**, or simply hit **F8** on the keyboard.



24. If there are no errors, nothing will popup and the Virtuoso console will state the save completed with no errors.

C Virtuoso	6.1.4-64b - Log: /home/sukneetbasuta/CDS.log	_ o ×
<u>File</u> <u>Tools</u> <u>Options</u> TSMC PDK Too	ls <u>H</u> elp	cādence
INFO (SCH-1181): "Lab1 NAND scher INFO (SCH-1170): Extracting "NAN INFO (SCH-1426): Schematic check INFO (SCH-1181): "Lab1 NAND scher) schematic" completed with no errors.	
│ □ mouse L: mouseAddPt(t) 1 │ Point at ending point for the router or	M: schHiMousePopUp() snap to diamond using the "s" key.	R: Toggle Draw Mode


If there are any errors, a window will popup stating how many errors and warnings are found. Any problems will surrounded by a flashing yellow box in the schematic view.



If you cannot see the problems or want more details, look at the Virtuoso console. It will explicitly state what the issue is and where it occurs.

C Virtuoso® 6.1.4-64b - Log: /home/sukneetbasuta/CDS.log	_ 🗆 ×
<u>F</u> ile <u>T</u> ools <u>O</u> ptions TSMC PDK Tools <u>H</u> elp	cādence
<pre>INF0 (SCH-1170): Extracting "NAND schematic" Warning: Solder dot on cross over at (0.3750, 0.2500). INF0 (SCH-1172): There were 0 errors and 1 warning found in "Lab1 NAND schematic". INF0 (SCH-1181): "Lab1 NAND schematic" saved.</pre>	
 ⊯mouse L: mouseAddPt(t) M: schHiMousePopUp()	R: Toggle Draw Mode
1 Point at starting point for the router or snap to diamond using the "s" key.	

Alternatively, an easier way to discover problems is to use Find Marker. In Find Marker, you can click on the details of each warning and/or error to highlight it in the schematic. If the "Zoom to Markers" option is checked, it will also zoom in on the error when each warning and/or error is clicked. The Find Marker screen is opened by going to Check->Find Marker...




-		Find Marker X
To Ignore	Reason	
		": floating input/output. (Lab1 NAND schematic) 0.5000, 0.8125). (Lab1 NAND schematic)
Zoom To Markers 📃	Show Ignored	Ignore Restore All
Severity 🗹 all 🗔 none		
🗹 fatal error	⊻ error	✓ acknowledged warning
🗹 critical error	⊻ signed off error	r 🗹 info
🗹 signed off critical error	🗹 warning	✓ annotation
Search Scope		
 cellview hierarchy starting from hierarchy starting from 		
Source 🗹 SRC		Annly Cancel Draviaus Next Delete Liele
		Apply Cancel Previous Next Delete Help

Note that Virtuoso will produce a warning if a junction has more than 3 wires connected. To avoid this, you can reroute one wire to form 2 junctions instead of 1. Get rid of all errors and warnings. If you need help, ask the TA(s).



25. To make schematics clearer and cleaner, we will create a symbol for the NAND gate.

To do this Click **Create -> Cellview -> From Cellview**. The "Cellview From Cellview" dialog box will open.




26. Keep the default values as shown and click OK.


	Cellview From Cellview X
Library Name	Lab1 Browse
Cell Name	NAND
From View Name	schematic
To View Name	symbol
Tool / Data Type	schematicSymbol
Display Cellview	✓
Edit Options	
	OK Cancel Defaults Apply Help

27. In the Symbol Generation Options, you can specify the location of each pin in the generated symbol. It will try to guess the best location for each pin based on the pin Direction.

		Symbol Gener	ration Options		×
Library Name Lab1		Cell Name		View Name symbol	
Pin Specificatio	ons				Attributes
Left Pins	АВ				List
Right Pins	C				List
Top Pins	ADD				List
Bottom Pins	GND				List
Exclude Inherit	ed Connection Pin	S:			
🖲 None 🔾	All 🔾 Only these	9:			
Load/Save 🗌	Edit Attrib	utes 📃	Edit Labels 🗌	Edit Prope	

28. The Virtuoso Symbol Editing window will open. You can keep the default rectangular shape or change it to your own as you like. You can click and drag on an edge to increase or decrease the size of a shape and you can rotate shapes with the 'r' key on your keyboard. To change shape, select and delete rectangular box, click on Line icon in the left side toolbox, select shape and line width as necessary and draw a new shape. You can also move the pins around if you like. This step is optional.






29. Save and close the symbol window and schematic window. You will also need to create 2 **inverter schematics and symbols** using the same procedure (step 8 to 27). Name your inverter as **INVin**. To create the other inverter, you can copy the cell view and modify the transistor sizes. Copying a cell view is done by right-clicking on the cell name and selecting copy. The copy cell popup will show, allowing you to name the new cell in the To section. Hit OK and a Message will popup saying the files are copying. Alternatively, assign a parameter variable for the widths and modify the widths in the test bench (see the end of this tutorial).

	Copy Cell	
From		
Library	Lab1	k
Cell	INVin	
То		
Library	Lab1	k
	INVout	Ī
Options	S	
🗌 Сору	y Hierarchical	
⊻	Skip Libraries analogLib basic cdsDefTechLib sample sbaLib tsmcN65	
	Exact Hierarchy	
	Extra Views	
🗹 Сору	y All Views Views To Copy schematic symbol	
🔲 Upda	ate Instances: Of Entire Library	ł
Datab	base Integrity	_
	-reference customViaDefs neck existence in technology database	
🗌 Add	To Category Cells *	
ОК	Apply Cancel He	elp

30. Next we will make a test bench to simulate our NAND gate. Create a new Cell View in the Lab1 library called **testNAND**.



31. Since we wish to test the NAND gate we just created, we must add it to the schematic. Add an instance of the NAND symbol from the Lab1 library. (From now on, this selection sequence will be given as: lab1 -> NAND -> symbol) Click Close. Place the NAND gate in your blank Virtuoso window and then press Esc to leave the add instance mode.

Library Lab1 Cell NAND Show Categories Library Browser - Add Instance View synbol Show Categories Library Cell View Symbol InVin InVout NAND CelSoeff echLib sample sbal.ib tsmcN65		Add I	nstance X			
View symbol Names Array Rows 1 Array Rotate Att Rotate Att Babl Babl Babl Babl Babl Babl Babl Babl	Library	Lab1	Browse			
Names Library Cell Array Rows 1 Lab1 NAND Indext analogLib Symbol basic cdsDefTechLib cdsDefTechLib sample sballib Symbol	Cell	NAND	8	Library Browser - Add	Instance	_ 0 ×
Array Rows 1 Array Rotate At analogLib basic cdsDefTechLib sample sbaLib Array Rotate At analogLib basic cdsDefTechLib sample	View	symbol	Show Categories			
Image: Constraint of the state of the st	Names		Library	Cell	View]
A Rotate A analogLib INVout basic CdsDefTechLib cdsDefTechLib sample sbaLib INVout	Array	Rows 1	Lab1	NAND	symbol	
Close Filters Display			analogLib basic cdsDefTechLib sample sbaLib tsmcN65	INVout NAND testNAND		Help

32. Add the input invertors and output inverter to your test bench. (**lab1 -> INVin -> symbol and lab1 -> INVout -> symbol**)


- 33. Add the output load for the output invertor. We will use a single capacitor for this (analogLib -> cap -> symbol)
- 34. Now that you have placed the cells you have created in the schematic, you need to add power and input sources. For the power source(s), you can place a dc voltage source in the schematic by adding the vdc cell from the analogLib library (analogLib -> vdc -> symbol). Remember to set the DC voltage in the properties (the 65nm kit we are using, uses a standard Vdd of 1.0 V)! Alternatively, you can add the vdd symbol from the analogLib library (analogLib -> vdd -> symbol). When using the vdd cell, the voltage must be set in the stimuli properties (more on this later).

There can only be 1 vdd voltage in a design, but there can be as many vdc sources as you want. However, because of this, rather than having VDD and GND pins (as you did when you created your NAND gate) you can use the vdd and gnd symbols from the analogLib library. Thus, the generated symbol will not require you to manually connect the VDD and GND signals. Instead, when you set the global vdd stimuli, it will set the voltage for anything connected to the vdd cell symbol.

- 35. Connect all Grounds to the gnd cell from the analogLib library. Generally this means connecting the '-' terminal of voltage sources to gnd as well. Not doing so may result in an unexpected output.
- 36. For the inputs, you have 2 options. You can either simply add the voltage sources from the analogLib library to your schematic (you will probably need analogLib -> vbit -> symbol and analogLib -> vpulse -> symbol), or you can you an input Pin and specify the input using stimuli. The advantage to the latter case is that you do not need to modify your schematic when you need different inputs. Instead, you just change the simulation. This allows you to easily save and load different simulations to redo previous simulations. To do this with the former case you need to save multiple versions of the schematic. Since, we need different inputs sources in this lab, insert pins X and Y for the inputs.
- 37. Now that we have everything needed in our schematic, we need to wire it up. Select wire (narrow) and connect all the symbols. If you need to pan around, use the cursor arrow keys. Using Ctrl + scroll will zoom in and out. Shift + scroll will pan left and right. Alternatively,

you can zoom with the Zoom In \bigcirc and Zoom Out \bigcirc buttons on the toolbar. Hitting the 'z' key, or Zoom to Selected buttons on the toolbar, will allow you to draw a box

around the area you want to zoom in on. The Zoom to Fit substant button on the toolbar will Zoom to fit the entire schematic in the window.




38. Your design should look similar to the one below.

39. Before we move on, lets name the A, B, and C wires so we can easily identify the inputs and

outputs when running simulations. This can be done by hitting the Create Wire Name button, hit 'L' (lowercase) on the keyboard, or select it by going to **Create->Wire Name...** on the menu Bar. The Add Wire Name dialog box will popup. In the Names field type "A B C" (with spaces between the letters). Now click the wires you wish to name (in the order than you typed the names). Name the wire connected to pin A on the NAND gate, A. The wire connected to Pin B should be named B, and the output should be named C. (see above)

40. Now that the schematic is setup, lets setup the simulation. To simulate the design, we will be using the Analog Design Environment L. Click **Launch -> ADE L** on the menu bar to launch the Virtuoso analog design environment.



41. Before we setup the analyses, lets setup the input stimuli. To do this, go to Setup -> Stimuli

ADE L CD	Virtuoso® Analog Des	ign En	vironment (1)	- Lab1	testNAND	schematic		_ O X
S <u>e</u> ssion	Set <u>up A</u> nalyses <u>V</u> ariables <u>O</u>	outputs	<u>S</u> imulation <u>I</u>	<u>R</u> esults	<u>T</u> ools <u>H</u>	elp	c	ādence
Design V Nar	<u>Simulator/Directory/Host</u>		i alyses pe – Enable			Arguments		
			Itputs Name/Signal/E : after simulation M·		- Value	Plot Save	Save Opti	
			191.		Statue	Poodu T-1	27 C Simu	
mouse L 12(14) S	: timuli	Plot	after simulatior M:	: Auto				R:

42. The stimuli dialog box will popup. You should see the X and Y pins in the input stimulus Type. For Part 2 of the lab, you will probably want to use a voltage bit source. To do this, select bit in the function pull down menu, check the "Enabled" check box, set the One Value to Vdd (1.0 V), Zero Value to 0, Delay time to 0, Rise time to 2p, Fall time to 2p, and period to 4n. The Bit pattern you wish to test is set under "Pattern Parameter data". Hit "Apply." Now that the first input is setup, setup the next one with the same parameters. Always hit "Apply" before changing input sources. Hit OK when you are done. Remember that X and Y are the opposite values of A and B.

Setup A	nalog Stimuli X
Stimulus Type 🛛 💿 Inputs 🔾	Global Sources
ON Y /gnd! Voltage bit ON X /qnd! Voltage bit	
in A , gras vortrage bre	
1	
	hit 🗖 🛪 Voltoro 🗖
Enabled 🗹 🛛 Function	bit 🔽 Type Voltage 🔽
One value	1.0
Zero value	0
Delay time	0
Rise time	2p
Fall time	2p
Period	ln
Source type	bit
Pattern Parameter data	1101001101
Pattern Parameter rptstart	1
Pattern Parameter rpttimes	0
ОКС	ancel Apply Change Help
	ander Change Change Chelp

(aside)

If you used the "vdd" cell from analogLib, you would set it's voltage in the Global Sources Stimulus Type.

	Setup	o Analog Stim	nuli		×
Stimulus Type	🔾 Inputs (🧕 Global Sou	rces		Â
ON vdd!/and	Voltage	dc "DC volt	arre"=1		- 11
on vaa. , gna	. voroago		ngo r		- 11
					- 11
Enabled ⊻	Function	dc 🔽	Туре	Voltage	
DC voltage		1			
AC magnitude		-			- 1
AC magnitude AC phase					- 1
XF magnitude					- 1
PAC magnitude					- 1
Ū.					- 1
PAC phase	alant 1				- 11
Temperature coeffi					- 1
Temperature coeffi					- 1
Nominal temperatu	re				- 11
Source type		dc			- 1
Noise file name					- 1
Number of noise/fr	eq pairs	0			- 1
Freq 1					- 11
Noise 1					_
Freq 2					_
Noise 2					_
Eron 3	ОК	Cancel	Apply	Change	Help

43. Now lets setup the simulation analyses. Click on **Analyses -> Choose** in the menu bar. The Choosing Analyses dialog box will show up. Select Analyses type as tran and enter 10n in Stop Time field and select Enabled. Click OK.

Choosing /	Analyses '	Virtuoso®	Analog Desi	gn Environment (1 🗙
Analysis	🖲 tran	🔾 dc	🔾 ac	🔾 noise
	🔾 xf	🔾 sens	🔾 dcmatch	🔾 stb
	🔾 pz	🔾 sp	🔾 envlp	🔾 pss
	🔾 pac	🔾 pstb	🔾 pnoise	⊖ p×f
	🔾 psp	🔾 qpss	🔾 qpac	🔾 qpnoise
	🔾 qpxf	🔾 qpsp	🔾 hb	🔾 hbac
	🔾 hbnoise)		
		Transient A	Analysis	
Stop Time	10n			
Accuracy	Defaults (err	preset)		
Conse	rvative 📃 i	noderate (liberal	
🔲 Transier	nt Noise			
Dynamic	c Parameter			
Enabled 👱				Options
	ОК	Canc	el Default	s Apply Help


44. Now that the analyses is setup, we have to select the signals we wish to plot. Click on Outputs -> To Be Plotted -> Select On Schematic in the menu bar. The schematic view should be brought to the front. Click the input wire connected to A, the input wire connected to B, and the output wire connected to C. The selected wires should be highlighted in a colour. This colour corresponds to the colour of the signal in resulting plot.

Virtuoso® Analog D	esign Environment (1)	- Lab1 testNAND schematic	_ ¤ ×
S <u>e</u> ssion Set <u>up A</u> nalyses <u>V</u> ariables	<u>O</u> utputs <u>S</u> imulation	<u>R</u> esults <u>T</u> ools <u>H</u> elp	cādence
Design Variables Name - Value	Setup Delete To Be Saved > Save All Outputs Name/Signal/I		Control of the second s
I mouse L:	Flot alter simulatio		B:
12(14) Select On Schematic	191.	Status: Ready T=2	

45. Now your Virtuoso Analog Design Environment should look like the following figure.

ADC L CD		Virtuoso	® Analog D	esig	n Env	ironment	(1) -	Lab1 te	estNAN	D schen	natic		_	o x
S <u>e</u> ssi	on Set <u>u</u> p	<u>A</u> nalyses	<u>V</u> ariables	<u>O</u> ut	puts	<u>S</u> imulatio	n <u>R</u> e	sults [<u>T</u> ools <u>H</u>	<u>H</u> elp			cādeı	nce
	n Variables Name 🔻		alue				able () 10n		Argun	nents		(?) (*) (*)	
						puts	_						? ð ×	\sim
					1 A	Name/Sig	nal/E>	⟨pr −	- Value	e Plot ✓	Save	Save allv	Options	0
					2 B							allv		W
					3 C Plot a	after simula	tion:	Auto		Plottin	ng mode	allv e: Repla	ce 🔽	
mous	e L:					1	4:							R:
12(14)	Select Or	n Schematic	;	5	Status	: Selectin	out	puts t	o be	plotted	T=2	7 C	Simulator: s	pectre

46. Click **Simulation -> Netlist and Run** in the menu bar, or click on Netlist and Run we on the right side. A message box should open and show log file. If the simulation is successful, input/output waveforms will be shown in a new window.



- 47. To see the waveform separated, select **axis -> strip**, or click on Strip Chart Mode **a** on the top toolbar.
- 48. There is 2 ways you can find the delays.

To find delay manually, look at transistors of output and the corresponding input causing the transition. For example, in this case, the first output transition is at around 4 ns. To find exact value at 50% output (0.5 V), you can use Trace marker (under Marker -> Place) and click at 0.5 V crossing of the waveform. It is show the corresponding time. To change where the marker is located select the marker, and then choose Marker -> Edit, now you can use the X, Y, or XY modes to change the location. You can also delete the marker and place a new one. You can find the difference between 2 markers by selecting Marker-> Add Delta and selecting the markers.

- 49. The better and more accurate way to find the delays is to have cadence automatically find the delays. To do this we use the Calculator. If you only wish to find the delays after a simulation is run, you can open the calculator by going to **Tools->Calculator** in any ADE window. However, this will be tedious if we are doing more than 1 simulation. Instead, lets have Cadence automatically get the delay whenever the simulation is run.
- 50. To do this, in the Analog Design Environment window, select **Output->Setup** (or right-click the Outputs mini window in the Analog Design Environment window and click on Edit). The Settings Outputs dialog window will popup. If a signal is already selected, click on New Expression. Clock on Open beside calculator to open the calculator.

	Setting Outputs Virtuoso® Analog Desig	n Environment (1)		×
c	Selected Output	Table Of Outputs		
		🔄 Name/Signal/Expr 🗢	Value Plot	t Save Options
Name (opt.)		1 A	yes	allv
Expression		2 B	yes	allv
Expression	From Schematic	3 C	yes	allv
Calculator	Open Get Expression Close			
Will be	V Plotted/Evaluated			
Add	Delete Change Next New Expression			
		ОК	Cancel	Apply Help

Virtuoso (R) Visualization & Analysis XL calculator	_ = ×
<u>F</u> ile <u>T</u> ools <u>V</u> iew <u>O</u> ptions <u>C</u> onstants <u>H</u> elp	cādence
In Context Results DB: /home/sukneetbasuta/simulation/testNAND/spectre/schemat	ic/psf
 vt vf vdc vs op var vn sp vswr hp zm if idc is opt mp vn2 zp yp gd data 	
● Off ○ Family ○ Wave 🗹 Clip 🍢 🐗 Append 🔽 📘	
	7 8 9 /
a2ddftbbgetAsciiWavepeakToPeaksampleymaxaveragednlgroupDelayperiod_jittersettlingTimeyminbandwidthdutyCycleharmonicphaseMarginslewRateclipevmQAMharmonicFreqphaseNoisespectralPowercompareevmQpskhistopowspectrumcompressioneyeDiagramintegpsdspectrumMeascompressionVRIfallTimeintegpsdbbstddevcrossfourEvalipnpzfilterthdd2afreqipnVRIriseTimeunityGainFreqdBmfreq_jitterloadpullrmsvaluedelayfrequencylshiftrmsNoisexmaxderivgainBwProdovershootrootxmindftgainMarginpeakrshiftxval	4 5 6 * 1 2 3 - 0 ± . + user 1 user 2 user 3 user 4
status area.	

51. The Calculator is a very powerful tool with many functions. However, for now we are interested in the delay. Click on delay in the functions list at the bottom.

The Table Minus Online		ion & Analysis XL cal	culator	
<u>ile T</u> ools <u>V</u> iew <u>O</u> ption	is <u>C</u> onstants <u>H</u> eip			cādence
In Context Results DB:	/home/sukneetbasuta/s	imulation/testNAND/sp	ectre/schematic/psf	
● vt ○ vf ○ vdc ○ v	vs 0 op 0 var 0 vr	🛛 🔘 sp 🔾 vswr 🔾 I	hp 🔾 zm	
⊖it ⊖if ⊖idc ⊖i	s 🔾 opt 🔾 mp 🔾 vr	2 🔾 zp 🔾 yp 🔾	gd 🔾 data	
Off 🔾 Family 🔾 Wave	🗹 Clip 🍢 ୶ 🧛	opend 🔽	8	
elay(VT("/A") 0.5 1 "rising"	' VT("/C") 0.5 1 "falling"	0 0 nil nil ?td1 0.0 ?td:	2 0.0 ?td2r0 nil ?stop r	nil)
🗐 🗈 Pon l 🛤	12]≋ ∦≋ M+	ME LET EE L	\$	
Carl 🛱 Lob I 🖓			ን ሮ	
Special Functions				
opecial Functions				
delay				
Signal1	VT("/A")			
Signal2	VT("/C")			
Threshold Value 1	0.5	Threshold Value 2	0.5	
Edge Number 1	1	Edge Number 2	1	
Edge Type 1	rising	Edge Type 2	falling	
Periodicity 1	1	Periodicity 2	1	
Number of occurrences	single	Plot/print vs.	trigger	
Start 1	0.0			
Start time 2 relative to	trigger	Start 2	0.0	0.0
Time to stop	nil			
			OK Apply	Defaults <u>C</u> lose


Place the cursor in Signal 1 box and click Vt (for transient analyses). The schematic window should pop up. Select wire A. Place the cursor in Signal 2 box and click Vt again. The schematic window should pop up again (if it does not, select it and then select Vt again). Select wire C. Change Threshold value 1 to 0.5 (i.e. 50% of Vdd). You can choose edge type (rising, falling, either) and Edge Number, so that any combinations of rising and falling can be found. Change Threshold value 2 to 0.5. Click Apply. Go to Setting Outputs window and click Get Expression. Give a Name of the expression. Click Add and then OK. Run the simulation and you will see the calculated value in the Outputs mini window.

If you simply wish to evaluate the expression, hit the Evaluate the Buffer button in the calculator.

🐮 Virtuoso® Analog Des	ign Environment (1) - Lab1 te	stNAND schematic	_
S <u>e</u> ssion Set <u>up A</u> nalyses <u>V</u> ariables <u>O</u>	utputs <u>S</u> imulation <u>R</u> esults <u>T</u>	Cools <u>H</u> elp	cādence
Design Variables Name	Analyses Type ▼ Enable 1 tran	Arguments	? 5 × ∴ 4 ∴ 4 ∴ 4 ∴ 4 ∴ 5 </td
	Outputs		? # X 🕞
	Name/Signal/Expr -	Value Plot Save	Save Options
	2 B		allv 🔤 🕅
	3 C		allv
	4 Delay	16.79p ✓ ■	
III mouse L:	M:	Letter Brede LT 27	R:
12(14) Netlist and Run		Status: Ready T=27 (C Simulator: spectre

52. You have 2 options on finding the average power. You can find the current supplying the NAND invertor and multiply it by Vdd, or you can have Cadence directly tell you how much power each device is consuming (see next step).

The former method can be done by adding a output to be plotted (or saved) and click on the VDD node of the NAND gate (the red pin). A colored circle will encircle the selected node, indicating you are measuring the current going through that node. Alternatively, you can select the node in the calculator by selecting 'it' (for transient analyses) radio button. This measured current is the instantaneous current at a given time.



To find the average power, open up the calculator, and use the average function to average the I* V expression.


NN	Vi	rtuoso (R) Visi	ualization & Aı	nalysis XL cal	culator		_ O X
<u>F</u> ile <u>T</u> ools <u>V</u> iew	/ <u>O</u> ptions	<u>C</u> onstants <u>H</u> e	elp			c	ādence
In Context Re	sults DB: /ł	nome/sukneetb:	asuta/simulation	n/testNAND/sp	ectre/schemati	c/psf	
 vt vf vf if if 	vdc 🔾 vs idc 🔾 is	◯ op ◯ var ◯ opt ◯ mp	○ vn ○ s ○ vn2 ○ z	p ◯ vswr ◯ p ◯ yp ◯	hp 🔾 zm gd 🔾 data		
◯ Off ◯ Family ◯)Wave 🛛	Clip 🏹 🕯	Append	-	8		
average(IT("/I0/VDI	D")*1)						
🗕 🔁 🖡 Pop	- 🗐 🗊		M+ ME	E+ EE	9 e		
Special Functions	;						
average bandwidth clip compare compression compressionVRI convolve cross	deriý dft dftbb dnl dutyCycle evmQAM evmQpsk	fallTime flip fourEval freq_jitter frequency gainBwProd gainMargin getAsciiWave groupDelay	harmonic harmonicFreq histo integ intersect ipn ipnVRI loadpull Ishift	overshoot peak peakToPeak period_jitter phaseMargin phaseNoise pow psd psdbb pzbode	rmsNoise	spectrum spectrumMeas stddev tangent thd unityGainFreq value xmax xmin xval	ymax ymin

53. The arguably better way to find power is to have Cadence directly tell you the amount of power consumed. The advantage to this method is you can see exactly how power each individual device and transistor is using very easily.

Select Outputs->Save All ... to open the Save Options window. In this window, check the all button next to "Select power signals to output (pwr)". Select all tells Cadence to save all power signals. (total only save the total consumed power of the entire schematic and devices only save power for each individual device) Select Ok.

	Save Options X
Select signals to output (save)	🗌 none 🛄 selected 🛄 Ivlpub 🛄 Ivl 🗹 allpub 🛄 all
Select power signals to output (pwr)	🔄 none 🛄 total 🛄 devices 🛄 subckts 🗹 all
Set level of subcircuit to output (nestIvI)	
Select device currents (currents)	🗌 selected 🔲 nonlinear 🔲 all
Set subcircuit probe level (subcktprobelvl)	
Select AC terminal currents (useprobes)	🗌 yes 🔲 no
Select AHDL variables (saveahdlvars)	🔄 selected 🛄 all
Save model parameters info	⊻
Save elements info	⊻
Save output parameters info	⊻
Save primitives parameters info	⊻
Save subckt parameters info	⊻
Save asserts info	
Output Format	🗹 sst2 🔲 psf 🛄 psf with floats 🛄 psfxl
Use Fast Viewing Extensions	
	OK Cancel Defaults Apply Help

Now run the simulation. To see the power signals you need to view them through the Results browser. Access the Results Browser by clicking on **Tools -> Results Browser** (or **Tools -> Browser** if you are in the plot window). Since you are running transient simulations, all the simulation results will be in the **tran-tran** folder. In this folder you will see IO, I1, etc folder and all the wire names in your schematic. You should also see ":pwr" in the list. This is the total power of all the devices in your schematic. You can click on any signal to see the simulation results. To find the power consumption of your NAND device, look at your schematic to find the device (or Instance) name. For example, in step 53, the NAND device has a device name of "I0". In the Results Browser, select the folder with the device name. You should see a "**pwr**" signal. This is the instantaneous power consumed by that device.



To find the average power, right click the pwr signal and select Calculator. This will open up the calculator with the expression for the data. Use the average function to average the pwr signal.

54. Part 3 of the lab requires both inputs to be connected to pulse waves. To do this, go back into the Setup Analog Stimuli dialog box (Setup -> Stimuli) and change the input functions to "pulse". Use a rise and fall time of 2p and 0 delay. You will most likely want the Pulse width to be ½ of the period. Since you are required to sweep the input frequency, enter a variable in the period field. You will need to specify a value for this variable before running a simulation. For example, you can enter "T" in Period field, "T/2" in Pulse width. Then during simulation, specify T=2n.

Note that you can also enter a variable or expression in any field and later assign a value to that variable during simulation.

Setu;	p Analog Stimuli
Stimulus Type 🛛 💿 Inputs 🔇	Global Sources
ON Y /ond! Voltage pul	se "Voltage 1"=0 "Voltage 2"=1
ON X /gnd! Voltage pul	se "Voltage 1"=0 "Voltage 2"=1
<	
Enabled 🗹 🛛 Function	pulse 🎽 Type Voltage 🚽
DC voltage	
AC magnitude	
AC phase	
XF magnitude	
PAC magnitude	
PAC phase	
Voltage 1	0
Voltage 2	1.0
Period	Т
Delay time	0
Rise time	2p
Fall time	2p
Pulse width	T/2
Temperature coefficient 1	
Temperature coefficient 2	
Nominal temperature	
ОК	Cancel Apply Change Help

55. To assign values to variables in your schematic, first we must copy the variable from the cellview. Click on **Variables-> Copy from Cellview**. You should see all available variables in the Design Variables mini window in the analog design environment. Click on the values column to assign a value to the variable (alternatively, right click the variable name and hit Edit).


Variables used for stimuli will not be automatically copied. You need to manually add them. To do this, click on **Variables -> Edit** to open the Editing Design Variables window. Type in the variable name you used, assign it a Value, and Hit Add. Hit Ok to close the window.

Editi	ng Design Variables Virtuoso® A	nalog Design Envir	onment (1) X
	Selected Variable	Design Variables	
	-	Name 🔫	Value
Name	Т		
Value (Expr)	4n		
Add Dele Next Cle		_	
Cellview Variat		C. Annihi A. Dura	
	OK Cancel Apply	Apply & Run	Simulation Help

56. The above works when we only want to assign 1 value to a variable. However, we need to sweep the variable to test many different values. A Parametric Analysis will accomplish this. Open the Parametric Analysis window by selecting Tools-> Parametric Analysis. In the Variable field, type in the variable you wish to sweep, or select it from the drop down list. In the From and To fields, put the values you wish to sweep from and end at. In the Step Mode you can select how you wish to sweep the variable. Auto will have cadence decide on a appropriate number of steps. Linear will allow you to choose the total number of steps. Linear Steps allows you to specify the step size.

Parametric Analysis - spectre(0): Lab1 testNAND schematic	_ = ×
<u>E</u> ile <u>A</u> nalysis <u>H</u> elp	cādence
Parametric Simulation Completed.	
🖻 🔚 🔚 🐗 🗶 🚱 💿 🐨 🎹 🗕 Run Mode: Sweeps & Ranges 🔽 📀 🧿 💷	
Variable Value Sweep? Range Type From To Step Mode Total Steps T 2n ✓ From/To 4n 0.01n Linear 100	Inclusion List Exclusion List
100%	
รนปปรรชน์เ	
Info: Parametric Simulation Completed.	
22 Run Selected Sweeps	


- 57. Click on the Run Selected Sweeps button on the top toolbar (or click on Analyses -> Start All) to run the parametric Analysis. Make sure that your transient analyses is long enough for the longest pulse period you specified!
- 58. Finding the capacitance at a node can be estimated by adding all the output capacitances of a gate + the load capacitance (which maybe the input capacitance of another gate). You can find each intrinsic and extrinsic capacitances of a transistor by going to the results browser and selecting **finalTimeOP-info** rather than tran-tran. finalTimeOP-info is the results at the completion of the simulation. If you entire the device folder and click on the transistor name (i.e. M2), you will see all it's model parameter info.



59. An easier and more accurate way to find the capacitances at a node is to use captab. To enable captab, open the Choosing Analyses window (**Analyses->Choose**, or right click the analysis in the Analyses mini-window and select Edit). Click the Options button on the bottom right. The Transient Options window will popup. Select the Misc tab and check the captab checkbox. You will see 3 levels of detail: **Node** will state the total capacitance at a node, NodetoGround will list the capacitance to ground, and NodetoNode will list the total capacitance between every 2 nodes. Hit Ok to close the Options window and then hit OK again in the Choosing Analyses window.

	Transient Options	×
Time Step	Algorithm State File Output Misc	
ANNOTATION PARAMETERS		^
annotate	🛄 no 🛄 title 🛄 sweep ⊻ status 🛄 steps	
CAPTAB PARAMETERS		
captab		
timed		≣
threshold	0.0	
detail	🗹 node 🔲 nodetoground 🔲 nodetonode	
sort	🗹 name 🔲 value	
ADDITIONAL PARAMETERS		
additionalPara	ms	⊽
	OK Cancel Defaults Apply Help	

Access the Node capacitances is then done in the results browser. In the Results browser, select the **finalTimeCap-info.captab** folder and then the folder of the Node's name. You will see a Fixed, Total, and Variable capacitance listed here.



Helpful hints for lab 1 part A:

- If you want to find out what is inside a symbol, select it and press "Shift-X" or "x" (lower case X) to descend (first one lets you edit, second one only to view as read only).
 Alternatively, right click the symbol and select Descend. Press "Ctrl-X" when you are done to ascend to the top level.
- You can save your settings of Analog Design Environment by selecting Session -> Save State. To load a previously saved state, select Session -> Load State.
- Anytime you make any change in schematic window, save it before you simulate it.
- To make certain parameters of instances changeable (e.g.: make an inverter in which you can change the nMOS and pMOS widths between instances) use pPar("varname") in a property of an object in the instance schematic, where varname is the name that will be shown in symbol attributes, accessed in a higher level. For example, in your inverter schematic, set value for nMOS and pMOS width as pPar("InvWidth"). Then create the symbol. Now, if you place this inverter symbol in another higher level schematic, when you select the inverter and view it's property (by pressing 'q'), you should notice a new variable at the bottom named InvWidth. You can assign a different value for same symbol in different instances.
- Delay measurements should be done in transient analysis mode. Make sure A and B matches given wave shape (not X and Y). Look closely at your graph for rise times and fall times (You should be able to find all cases as required from this plot) and tabulate them. Find propagation delay (maximum) and contamination delay (minimum) from the table.
- Use variables for defining widths of MOSFETs, so that you can change them from the Analog Design Environment during simulations keeping β constant.
- You can save an image of the schematic by going to **File-> Export Image.** The Export image window will popup. Give the image a name, select "Entire Design" under "Export Region", and hit export. This will save the image to the folder you created in Step 1. Hitting the open folder icon on the top right will allow you select a different location.

