## Lab 1: Schematic and Layout of a NAND gate

In lab 1, our objective is to:

- Get familiar with Cadence environment.
- Draw a schematic of a simple NAND gate and simulate it.
- Draw layout of a NAND gate using cell library, design rule check (DRC), extract, layout versus schematic (LVS) and simulate using extracted version.
- Compare these two simulations.

In this lab procedure, detailed procedures and snapshots are given for the shake of understanding. You are supposed to understand the procedures, so that you can design your own circuit later. Following lab procedures will not be elaborated so much except where necessary. Please refer to this lab procedure in future labs as reference.

## Login procedure:

After logging in to the computer in the lab using your existing DoE accounts, double click on "**Sun Systems**" icon to start the remote login server on unix machine. Choose one of the computers from the list and click "**Connect**". If you are unable to connect, click "Setting" and make sure all the checkmarks are ON. Ask TAs for help if you still have trouble. When you are prompted to enter your username and password, ask TAs for username and initial password. Make sure you **change your password** as soon as you log in for the first time and **remember** it for the rest of the labs. *TAs might not be able to help you if you forget your password*.

## **PART A: Procedure**

1) Open a console and create a folder in your home directory for Lab 1 "ELEC4708/lab1"

>mkdir ELEC4708

>cd ELEC4708

>mkdir lab1

>cd lab1

2) **Start Cadence** environment with 0.18 technology file.

>startCds -t cmosp18 -b icfb

3) Close the "What's New" window. You will have "**icfb**" window open.

	icfb – Log: /home/bmorshed/(		51
File Tools Options CM	C Gateway CMOSP18-Documentation		Help
dsNewsClose()			
ISMEWSCIDSE()			
1	Ű.		
1	Ϊ.		
ouse L:	M(;	R:	

4) The next thing we will do is make a library to hold all your work for lab1. Click on Tools -> Library Manager (or simply press F6). Library manager window should pop up.

	Conversion Tool Box			
	Library Manager f6			
	Library Path Editor			
	Verilog Integration			
	VHDL Tool Box			
	Synopsys Integration			
	Router			
	Constraint Manager			1
	Mixed Signal Environment			
	Analog Environment			
	Technology File Manager			
	Display Resource Manager			
	CDF			
	AMS			
	Camera			-
-	SKILL Development	.og: /home/bmorshed/CDSlogs/CDS.log.	64	Concession of the local division of the loca
File	Tools Options CMC Gateway	CMOSP18-Documentation	Help 1	100000000000000000000000000000000000000
t ddsOp t	enLibManager ()			THE REAL PROPERTY OF THE REAL
				THE OWNER
Ι				
mouse				
>				

5) Click File -> New -> Library. Type "lab1" in Name field. Click OK.

💳 🛛 Library Manager:	Directoryhome/bmorshed/TA/ELEC4708/lab1	
<u>File Edit View D</u> es	ign Manager	Help
Show Categories	🗍 Show Files	
- Library	CellView	
CMCLayoutReference	New Library	
CMCpcells CMCshare		
ahdlLib	Library	
analogLib artisan io 30	Name labl	
artisan_sc_30  basic	Directory	
cdsDefTechLib		
cmosp18 cmosp18 defin techli		
lab1		
package passiveLib		
rfExamples tpz973q		
virage_sram	10me/bmorshed/TA/ELEC4708/lab1	
vst_n18_sc_tsm_c4		
	- Design Manager	
	O USE NONE	
	C Use Na DM	
	OK Apply Cancel Help	D.
Messages I		
Log file is "/home/bn	worshed/TA/ELEC4708/lab1/libManager log.182"	

6) Select "Attach to an existing techfile". Click OK.



7) Select "**cmosp18**" from the drop down menu of the Technology Library. Click OK.


ОК	Cancel	Defaults	Ap CMCpcells	Hel
	siyo Librar ogy Library		analogLib basic cdsDefTechLib cmosp18 cmosp18 defin techlib	
			package passiveLib rfExamples tpz973g	
			virage_sram vst n18 sc tsm c4	

 Highlight the new library you have just created, i.e. "lab1", and click File -> New -> Cell View. Type "NAND" in Cell Name. Keep the default values in other fields as shown. Click OK.

ок	Cancel	Defaults	Help	
Library N	lame	lab1		
Cell Nam	e N	AND	-	
View Nar	ne s	schematic		
Tool	G	omposer-Schen	natic	
Library p	ath file			

9) A blank **Virtuoso Schemetic Editing** window will open. Move your cursor through the icons on the left side and pop-up descriptions for each will show up. The next thing we

will do is draw the NAND gate using pfet and nfet. We will also add 2 input pins, 1 output pin, 1 VDD pin and 1 GND pin. A circuit diagram of NAND gate is given here.



- 10) To **add an instance** in your schematic, you can click on Instance icon, or click on Add -> Instance, or simply type "**i**" from the keyboard. Add Instance dialog box will show up.
- 11) Click Browse beside Library. Library Manager will pop up.
- 12) In Library, select "**cmosp18**", in cell select "**pfet**", in view select "**symbol**". Then click Close.

-		Add Instance			
Hide	Cancel Defa	ults	Help		
Library	cmosp18		Browse		
Cell	pfet				ance
View	symbolį			ary Browser – Add Insta	ance jeji
Names			Show Categories		- View
Array	Rows	1 Col	umns 1 cmosp18	pfet	symbol
Rotate	•	Sideways	CMCLayoutReference Upsi CMCpcells CMCshare ahdLib amalogLib	metal2_T metal3_T metal4_T metal5_T metal6_T	auLvs hspiceS spectre spectreS symbol
lxUseCell		CMCpcells sp	artisan_sc_30	mimcap nfet	
Multiplier Width		1 500 On M	basic cdsDefTechLib cmosp18	nfet3 nfet3_na nfet na	
Length		180.00n M	cmosp18_defin_techlib lab1	nlpglobals	
Drain diff	usion area	0 48u*iPar('	passiveLib	nmoscap pcapacitor pfet	
- 10 10		:0::40-++5++	rfExamples tp2973g virage_sram vst_nl8_sc_tsm_c4	pret pfet3 pfet_ff pnp poly1_T resistor sample_rwell	
			Close	Filters	Help

13) Click Hide and place the instance in your design. You can place multiple instances of same item. When you are done with placing all the instances of that item, press Esc to get rid of it.

14) You can access the **object property** window by selecting a pfet and pressing "**q**". Edit Object Properties window will pop up and will show properties of that instance. You can change length or width if required. For now, we will use defaults widths for pfets and nfets. However, you can change widths later to enhance performance. Note that the default length value is set to the minimum allowed by the technology.

ОК	Cancel Apply De	faults Prev	ious Next		Hel
Apply	To only curre	ent inst	ance		
Show	_ syster	n 🗖 user	CDF		
	Browse	Reset Inst	ance Labels Di	splay	
	Property r		Value		Display
	Library Name	cmosp18			off
	Cell Name	pfeť			off
	View Name	symbolį			off
Instance Name		MI		off	
		Add	Delete	Modify	
	CDF Parameter		Value		Display
lxUse(	Cell	CMCpce	lls spcpmoš		off
Multip	lier	1 <u> </u>			off
Width		500n M			off
Length	1	180.00	n M		off
Drain (	diffusion area	0.48u*	iPar ("w") <u>ĭ</u>		off
Source	e diffusion area	0.48u*	iPar ("w") <u> </u>		off
Drain (	diffusion periphery	0.96u+	2*iPar("w") M		off
Source	e diffusion periphery	0.96u+	2*iPar("w") M		off
Drain (	diffusion res squares	0.27u/	iPar ("w") <u> </u>		off
Source	e diffusion res squar	es 0.27u/	iPar ("w") <u> </u>		off
Drain (	diffusion length	L			off
0	e diffusion length	Ť			off


- 15) Repeat steps (10) to (14) for "**nfet**"s from the same library and place them in your design.
- 16) To **add pins**, click on Pin from tools button on the left side, or click Add -> Pin, or simply type "**p**" from the keyboard. Add Pin dialog box will open.
- 17) Type the names of the pins you want to add in sequence, leaving a blank space in between. DO NOT click Hide button. You will need to change Direction property for some of the pins.

	Add P	in .	
Hide Cance	l Defaults		Help
Pin Names	A B C VDD GND		
Direction	input Bus	Expansion 🔵 off	) on :
Usage	schematic Plac	ement 🛛 🔵 single	multiple
Attach Net Expr Property Name	ession: ONo Yes		
Default Net Nam			
font Height	0 0029 Foul	: Style slick	
Justification	lowerCenter	y Style fixed affs	et
Rotate	Sidewa	ys	Upside Down

- 18) Click on the schematic where you want to place pin A. For pin A and B, direction should be **input**, for pin C, direction should be **output**, for pin VDD and GND, direction should be **inputOutput**. Now click "Cancel" of the Add Pin dialog box.
- 19) To **add wires**, click on Wire (narrow) from tools button on the left side, or click Add -> Wire (narrow), or simply type "**w**" from the keyboard. Add Wire dialog box will open.

I		Ad	ld Wire	1
Hide	Cancel	Defaults		Help
Draw M Width	lode	route	Route Method <sup>1</sup>	ull 💴
Color		cyan		
Line Sty	yle [	solid		

- 20) Click hide, and connect the pins with FETs properly to form a NAND gate. Notice that you have to connect the substrate of pfets and nfets properly.
- 21) Click on "**Check and Save**", the first icon on the left hand side toolbar, or click Design > Check and Save, or simply type "X" from the keyboard to save the file.
- 22) You might get errors and warnings at this point. Note that Virtuoso will produce warning if a junction has more than 3 wires connected. To avoid this, you can reroute one wire to form 2 junctions instead of 1.



23) Get rid of all errors and warnings. Ask TAs if you need help. Next thing we will do is create a symbol for our NAND gate.


- 24) Click **Design -> Create Cellview -> From Cellview**. "Cellview From Cellview" dialog box will open.
- 25) Keep the default values as shown and click OK.

OK Cancel D	efaults Apply			H
Library Name	lab1		Brows	se
Cell Name	NAND			
From View Name	schematic	To View Name	symboli	
		Tool / Data Type	symbol	
Display Cellview				
Edit Options	1-1			

26) Symbol Generation Options dialog box will open. Cut and paste GND from Top Pins field to Bottom Pins field. The dialog box should look like this. Click OK.

		Symbol Gener	ation Options	
OK Cancel	Apply			Help
Library Name		Cell Name	View	<sup>r</sup> Name
labl		NAND	sym	boli
Pin Specificatio	ins			Attributes
Left Pins	A B [			List
<b>Right Pins</b>	cŢ			List
Top Pins	VDD [			List
Bottom Pins	GNE			List
Load/Save	Edit	Attributes	Edit Labels	Edit Properties

27) Virtuoso Symbol Editing window will open. You can keep the default rectangular shape or change it to your own as you like. To change shape, select and delete rectangular box, click on Line icon in the left side toolbox, select shape and line width as necessary and draw a new shape. You can also move the pins around if you like. This step is optional.



- 28) Save and close the symbol window and schematic window. You will also need to create an **inverter schematic and symbol** using the same procedure (step 8 to 27). Name your inverter as **inv0**. Next we will make a testbench to simulate our NAND gate.
- 29) With "icfb" window highlighted, press F6 to open the library manager. Select lab1 from the library field. Click File -> New -> Cell view. In the Create New File dialog box, enter **testNAND** in the Cell Name field. Keep other default values. Click OK.

	Create New File				
ок	Cancel	Defaults	Help		
Library I	lame	lab1			
Cell Nam	+ o o + NZ MD				
View Na	me <sup>s</sup>	schematic			
Tool	Co	omposer-Schen	natic		
Library p	ath file				
.e/bmors	hed/TA/E	LEC4708/lab1/	cds.lib		


30) A blank Virtuoso Schematic Editing window will open. Press "i" to Add Instance. Click Browse. From Library Browser, select lab1 from Library, NAND from Cell, symbol from view. (From now on, this selection sequence will be given as: lab1 -> NAND -> symbol) Click Close. Place the NAND gate in your blank Virtuoso window. Press Esc.

		Add Instar	ice				12
Hide	Cancel	Defaults		Help			
Library	lab1			Browse			
Cell	NAND					) (a. 2. 2. a. <u>2. a. a. 3.</u>	
View	symbol				brary Browser – Ad	d Instance	
Names				Show Categories			
				- Library lab1	Cell	View Tsymbol	
Array		Rows 1	Columns	CMCLayoutReference		lsymbol	
Rotat	e	Sideways	Uji	CMCpcells	testNAND	Symbol	
i vi	12			CMCshare ahdlLib			
				analogLib artisan_io_30			
				artisan_sc_30			
				basic cdsDefTechLib			
				cmosp18 cmosp18 defin teo	-b155		
				lab1			
				package passiveLib			
				rfExamples tpz973q			
				virage sram			
				vst_n18_sc_tsm_c4			
				Close	Filters		Help

31) Press "i" again to Add Instance. Click Browse. From Library Browser, select **analogLib** - > vdc -> symbol. Click Close. Place the "vdc" in your design. Press Esc.

		Ad	ld Instance			
Hide	Cancel	Defaults		Help		
Library	analogL	ib		Browse		
Cell	vdc				-	
View	symboli		Library	Browser – Ad	ld instance	
Names				🔲 Show Categories		View
Array		Rows 1	Columns	l janalogLib	vdc	jsymbol
Rotat AC magn AC phase DC volta Noise file Number	iitude e ge		leways Up	CMCLayoutReference CMCpcells CMCoshare ahdlLib artisan_io_30 artisan_sc_30 basic cdsDefTechLib cmosp18_defin_techlib lab1 package passiveLib rfExamples tp2973g virage_sram vst_n18_sc_tsm_c4	tline ulwire ulwire usvire usernpn vser vcca vcca vcca vcca vccs vccs vccs vccs	Ams auCdl auLvs cdsSpice hspiceD hspiceS spectreS spectreS symbol
				Close	Filters	Неф

- 32) Press "i" again to Add Instance. Click Browse. From Library Browser, select analogLib > gnd -> symbol. Click Close. Place the "gnd" in your design. Press Esc.
- 33) Press "i" again to Add Instance. Click Browse. From Library Browser, select analogLib > vpulse -> symbol. They will serve as input signals for input A and B (through inverters). Click Close. Place 2 (two) "vpulse" in your design. Press Esc. Note that to complete this lab, you might need to use vpwl as input signals. Ask TAs if you need help.
- 34) Press "i" again to Add Instance. Click Browse. From Library Browser, select analogLib > cap -> symbol. This will serve as output load for output inverter. Click Close. Place the "cap" in your design. Press Esc.
- 35) Press "i" again to Add Instance. Click Browse. From Library Browser, select lab1 -> Inv0 -> symbol. Place three inverters in you design. Two of the inverters between vpulses (or vpwl) and input A and B. Third inverter between C and output capacitor.
- 36) Select wire (narrow) and connect all the symbols properly. If you need to **pan around** use the **cursor arrow keys**. Use "[" or "]" to **zoom in or out** by factor of 2. Use "**z**" to **zoom to window**. Your design should be similar to this one.



37) Now we will setup the properties of some instances. Select V0 (vdc) and press "q" to access the Edit Object Properties dialog box. In the DC Voltage field, enter **1.8 V** and click OK. Note that standard supply voltage for CMOS 0.18u technology is 1.8V.

	( Income of the local days in the local days int	And and a state of the		ject Prop	anties	_		
ОК	Cancel	Apply	Defaults Pre	vious Next		He		
Apply	То	only cu	rrent ins	tance				
Show		sys	tem 🔲 user	CDF				
		Browse	Reset Ins	tance Labels	: Display			
	Proper	ty		Value		Display		
	Library	/ Name	analogLib			off		
	Cell Na	ume	vdc	vdc				
	View N	lame	symboli			off		
	Instan	ce Name	VŰ	VŰ				
			Add	Delete	Modify			
	User F	roperty	Master	Value	Local Value	Display		
	lvsigno	ore	TRUE	Ŭ,		off		
	CDF Pa	arameter		Value		Display		
AC ma	gnitude		1			off		
AC pha	ase		1			off		
DC vo	Itage		1.8			off 🛁		
Noise	file name	F.	Į			off		
Numbe	er of nois	e/freq pa	irs <sup>0</sup>			off		
XF ma	gnitude		Ĩ			off		
PAC m	agnitude		Ĩ			off		
PAC pl	nase		Ĭ			off		
Tempe	erature c	oefficient	4 I I			off 🔤		
Tempe	erature c	oefficient	2			off		
			1			off		

38) Select V1 (vpulse) and press "q" to access the Edit Object Properties dialog box. In the Voltage 2 field, enter 1.8 V; Rise time field, enter 1p; Fall time field, enter 1p; Pulse width field, enter 1n; Period field, enter 2n and click OK. If you are using vpwl, you should enter time-voltage pairs for your desired pulse. *Note that you can also enter a variable or expression in any field and later assign a value to that variable during simulation. For example, you can enter "T" in Period field, "T/2" in Pulse width. Then during simulation, specify T=2n. Variables give you flexibility of sweeping values.* 

-	Edit Obje	ect Propert	ies		
OK Cancel Apply D	efaults Prev	ious Next		Help	
Apply To only cur Show syst	rent inst em ∎ user	ance CDF			
Browse	Reset Inst	ance Labels Di	splay		
Property			Display		
Library Name	analogLib			off	
Cell Name	vpulse			off	
View Name	symboli			off	
Instance Name	VI	νĩ			
	Add	Delete	Modify		
User Property	Master V		ocal Value	Display	
lvsignore	TRUE	Į.		off	
CDF Parameter		Value		Display	
AC magnitude	Ĭ.			off	
AC phase	l			off	
DC voltage	l.			off	
Voltage 1	0 V			off	
Voltage 2	1.8 V			off	
Delay time	L			off	
Rise time	1p s			off	
Fall time	1p s			off	
Pulse width	1n s			off	
Period	2n 🧃			off	
Frequency name for 1/pe				off	
Noise file name	I.			off	
Number of noise/freq pair	rs Q			off	

- 39) Select V2 (vpulse) and press "q" to access the Edit Object Properties dialog box. In the Voltage 2 field, enter 1.8 V; Rise time field, enter 1p; Fall time field, enter 1p; Pulse width field, enter 2n; Period field, enter 4n and click OK.
- 40) Click the icon name "Wire Name" on the left had side toolbar, or click Add -> Wire Name, or press "l" (small L). The Add Wire Name dialog box will open. Type "A B C" in the Names field. Click Hide. Click the wire connected to input pin A of the NAND gate first, then the wire connected to input pin B, then the wire connected to output pin C.

	- Add Wire Name								
Hide	Cancel	Defaults	Help						
Wire N	lame N	et Expression							
Names		ав (							
Font He	ight	0.0625	Bus Expansion 🔵 off 🛛 on						
Font St	yle	stick 💷	Placement 💿 single multiple						
Justific	ation I	owerCenter	Purpose 💿 label Jalias						
Entry S	tyle f	ixed offset	Show Offset Defaults						
Rota	ıte								

- 41) Look at the picture in step (36). Each component of your design should show similar values.
- 42) To simulate our design, we will use Virtuoso Analog Design Environment. Click Tools
  -> Analog Environment to access the dialog box for Virtuoso Analog Design Environment.

Virtuos  Status: Ready	o® Analog Design Environment (1) T=27 C Simulator: spectr	
	Variables Outputs Simulation Results Tools	Help
Design	Analyses	R
Library lab1 Cell testNAND	# Type Arguments Enable	# RC # TRAI 4 DC
View schematic		
Design Variables	Outputs	E
# Name Value	# Name/Signal/Expr Value Plot Save March	1
		18
		00
	Plotting mode: Replace	0

43) Click Setup -> Model Libraries. In the Model Library Setup window, Enter this line to Model Library File: /CMC/kits/cmosp18.5.2/models/spectre/icfspectre.init. Click OK. Then click Add to add this model in your dialog box. Click OK.

ок	Cancel	Defaults	Apply			H
#Disa)	ole Model	Library F	ile		Section	Enable
/CM	/kits/cm	osp18.5.2/	models/spectre/icfspec	stre init		Disable
						Սր
						Uji Dovin
lodel	Library File				Section (opt.)	
1odel	Jbrary File				Section (opt.)	


44) Click **Analysis -> Choose**. Choosing Analysis dialog box will show up. Select Analysis type as **tran** and enter **10n** in Stop Time field and select **Enabled**. Click OK.

OK Can	cel Defaults A	<b>whi</b> A		
Analysis	🔵 tran	dc	ac	noise
	xí	sens	dcmatch	stb
	pz	sp	envip	pss
	pac	pnoise	pxf	
	🕘 psp	qpss	qpac	
	qpnoise	qpxf	qpsp	
	Tran	sient Analys	sis	
Stop Time	10r]			
	Defaults (empr ervative mo		beral	

45) Click **Outputs -> To Be Plotted -> Select On Schematic**. Click the input wire connected to **A**, the input wire connected to **B** and the output wire connected to **C**. Now your Virtuoso Analog Design Environment should look like this.

Status: Ready	T=27 C Simulator: spectre	14
Session Setup Analyses	Variables Outputs Simulation Results Tools	Help
Design	Analyses	×,
Library lab1	# Type Arguments. Enable	JRC FTRA
<b>Cell</b> testNAND <b>View</b> schematic	1 tran O 10n <del>y</del> es	
Design Variables	Outputs	
# Name ∀alue	# Name/Signal/Expr  Value  Plot Save March    1  A  yes allv no    2  B  yes allv no    3  C  yes allv no	
	Plotting mode: Replace	

46) Click **Simulation -> Netlist and Run**, or the traffic light with green light on the right side. Turn off "Welcome to Spectre". A message box should open and show log file. If the simulation is successful, input/output waveforms will be shown in a new window.



## Hints for rest of the lab of part A:

- If you want to find out what is inside a symbol, select it and press "E" or "e" to **descend** (first one lets you edit, second one only to view as read only). Press "^e" when you are done to **ascend** to the top level.
- Change vpulse to **vpwl** if you need to simulate a specific input waveform.
- Size your transistors for optimum performance.
- Use variables to sweep a parameter. In Analog Desing Environment, there is an area showing design variables. It is a good practice to assign variables to the parameters that you might want to change. Give meaningful names variables so that you can recognize them later.
- To **sweep** a parameter, select **Tools** -> **Parametric Analysis**. Enter variable name and range of the variable.
- If you need to find a complex expression, you can use **Output -> Setup** and then click **Open Calculator**. Use **Get Expression** to copy it and provide a name to the expression. Click **Add**.
- You can save your settings of Analog Design Environment by selecting Session -> Save State. To load a previously saved state, select Session -> Load State.
- Anytime you make any change in schematic window, make sure you save it before you simulate it.
- Use variables for defining widths of MOSFETs. You can assign values for these variables in Analog Design Environment (use Variables -> Copy from Cellview).
- To find delay, you need at least 2 inverter symbols, eg. Inv0 and Inv1, as the inverters in the source and drain are different size. However, a more efficient way to do this is to use the keyword **pPar("varname")**, where varname is the name that will be shown in symbol attributes, accessed in higher level. For example, in your inverter schematic, set value for nMOS and pMOS width as pPar("InvWidth"). Then create the symbol. Now, if you place this inverter symbol in another higher level schematic, when you select the inverter and view it's property (by pressing 'q'), you should notice a new variable at the bottom named InvWidth. You can assign different value for same symbol in different instances.
- For delay measurement, use 2 vpwl as sources and a capacitor as load. Set the timing of the vpwl's properly to get the given waveform at A and B.
- Notice that, pMOS to nMOS width ratios ( $\beta$ ) is for equivalent inverter. Consult class notes if necessary.
- Delay measurements should be done by transient analysis. Make sure A and B matches given wave shape (not X and Y). Look closely to your graph for rise times and fall times (You should be able to find all cases as required from this plot) and tabulate them. Find propagation delay (maximum) and contamination delay (minimum) from the table. The schematic might be helpful for explanations.

- For power measurement, you will need vpulse instead of vpwl. Use a variable for period (1/f). Perform a transient analysis. Using small stop time will make simulation faster (use this for rough idea for range of simulation).
- For average power, find average current through the supply node of the vdc connected to NAND gate and multiply it with supply voltage (1.8V). Use calculator to find this expression.
- For parametric analysis, choose your variable name (f) as sweep variable in **Tools** -> **parametric analysis**. Select the sweep range and step size (linear) as you need. Choose **analysis** -> **start**. You might have to sweep to a higher frequency (depending on the width you are using) to see the trend.
- To get delay from calculator, Open calculator. Select Delay function. Choose Signal 1 as VT("/A"), signal 2 as VT("/C"). Threshold values should be 0.9. Edge type, rising to falling for falling delay or vice versa for rising delay. Do transient simulation. Delay value should be shown in ADE window. Remember to use pulse input voltage for Q3 and Q4, as mentioned in instructions. Look at a couple of simulations and verify manually to make sure your function is working properly. You can also sweep a variable for W-NAND and get a plot with Parametric Analysis.
- To find delays manually, you can use transient analysis with different sizes. Make a table of values in this case for t<sub>pd</sub>, t<sub>pdr</sub>, t<sub>pdf</sub> etc. and plot it. You should do this to verify your results.