

Any inputs used in the proced Any input change must recalculat If no recalculation is done, the o The synthesizer will insert late	te the output	appear in the trigg ts.	eriist	
Any input change must recalculat If no recalculation is done, the o The synthesizer will insert lato	te the output	ts.		
	thes to do th	ust be remembered. iis.		
hings to Include				
Right-hand side variables:				
Except variables both calculated	and used in	the procedure.		
always @(a or b or c or x	or v)			
begin				
x=a; y=b; z=c;				
w=x+y;				
end				
Branch controlling variables				
The controlling variable for eve	erv if and	case.		
always @(r or s)				
begin				
if (r)	begin	x=2; y=0; z=0;	end	
elseif (s)	begin	x=0; y=3; z=0;	end	
		· · ·	-	

#### Writing Procedural Code Without Latches

Combinational

Inputs

Stored P

Q

Control

# Writing Procedural Code Without Latches II

#### Eliminating Latches

Let the inputs to a combinational logic block be held by latches, flip flops, or by input switches. Then the outputs only change if an input(s) change.

Moreover variables thought of as control variables are just as much inputs as those thought of as data.

#### Re-evaluation must be done if any input changes

The trigger list (event list) controls when the procedure is evaluated. This must contain all input variables.

# <u>Inputs</u>

Data Inputs:

All inputs which appear on the right hand side in any operation.

However if they appear on both the right and left sides of expression, they are not included because the variable changing inside the loop would retrigger the loop. This could cause infinite zero-delay loops. It is hard to think of a legitimate synthesizable concept using a procedure that retriggers itself.

#### Control inputs

Any variable checked by the control of an *if* or *case* statement. Other procedural operators do not cause branches or are not synthesizable.

11.• PROBLEM What latches, if any will be generated?

**always@** (z **or** x) **if** (z==1) w=x; **else** w=~v;

More problems on next page.





# Synthesis of Flip-flops

Writing Procedural Code Without Latches

# **Synthesis of Flip-flops**

# always @(posedge clk)

#### The synthesizer interprets this to mean flip flop(s)

This command, and only this command (or always@(negedge clk)) gives a flip-flop or a register of flip-flops.

# 12.• MORE PROBLEMS ON GENERATING UNWANTED LATCHES

Are any signals latched in the following code? Which ones?

```
a) always@(aziz or bob or chu)
case (aziz)
2'b00 : z=bob;
2'b11 : z=chu;
2'b11 : y=bob & chu;
2'b10 : y=bob | chu;
endcase
b) always @(a or b or c) begin

if (c) begin x=a; y=b; end else y=b+x;
x=3'd6; // Never mind that this makes x=a redundant, the point is do we generate latches.
end
```





Writing Procedural Code Without Latches

# Finite-State Machines (FSMs)

This is a model for many circuits. For example counters are FSMs with no inputs.

# State

The state is the collective contents of all the flip-flops (latches).

A state machine is described by

- a. Its states and a description of their physical meaning.
- b. The way the machine makes transitions to the next state. These must be based on the present state and the present inputs only.
- c. The outputs from each state.

#### <u>Outputs</u>

- Moore Outputs: These may depend only on the state flip-flops. Moore machines are easier to design and <u>can</u> give glitch free outputs.
- b. Mealy outputs depend on the flip-flops and/or on the inputs directly. Mealy machines usually have fewer states and thus are often smaller.





**Standard Form for FSMs** 

# **Standard Form for FSMs**

# Break FSMs into four blocks

# **State Definitions**

The states must always be of type reg.

The states are normally given meaningful names rather than numbers. There are two common methods:

- 1. Use parameters as shown on the slide.
- 2. Use macros (`define) to do textual substitution when compiling. Synopsys suggests you use `define for global names and parameters for local names.

```
`define reset 0 // Use one `define per line and no semicolon. `define S1 1
```

```
define S2 2
```

if (x) next\_state =`S1; else next\_state = `S0; //Use a back quote whenever a macro is used.

# Next State Calculations

# **Registers**

<u>Outputs</u>

## Do It My Way

All Verilog programmers expect finite state machines to be constructed this way. If you mix up these four parts, not only will you have much more trouble debugging your code, but any programmer reading your code will wonder who taught you!





**Generic Code for FSMs** 

# **Generic Code for FSMs**

Never never mix the next state calculations in with the flip flop definitions.

#### Next State Calculations

It is very common to use a combination of **case** and **if** for this block.

Note the **default** case handles all the state values not specifically mentioned in the **case**. If this were not put in then cases for state = 4, 5 and 6 would have to be explicitly mentioned or latches would be generated.

#### **Output Calculations**

Here they were so simple one assign statement could easily be used. No need to write an always block.





**Generic Code for FSMs** 

# **Avoiding Common Errors in FSMs**

#### **Cover Every Possible Branch**

#### State must be a trigger variable

Also any variables in the conditions for any if must be in the trigger list.





**Avoiding Common Errors in FSMs** 

# **Avoiding Common Errors in FSMs**

### End all case statements with the default case

Do not confuse the "default case," which is part of the Verilog language, with the "default values" which are often used at the start of an always procedure. See Slide 28

The default case takes care of any cases you forgot and removes a major source of erroneous latches. Your code may be such that some cases never occur. Verilog is unlikely to be able to figure that out and will put in latches anyway unless you use the default.

#### Always partition the FSM

Even if you are so smart you can mix up the parts and make it work, the person who tries to maintain your code will be thoroughly confused.

#### Using "=" instead of "<=" in the register procedure

The "<=" is the "nonblocking" transfer symbol. (See Slide 41) Not using it will lead to obscure errors when:

1) The same variable appears on both the right and left sides in a procedure.

Q <= Q <<1 // As in this shift register

 There are several always @ (posedge clk) registers in the design. In this case not using the "<=" symbol can lead to races, which are discussed later.</li>





Very Simple FSMs

# **Very Simple FSMs**

# When the Next State Calculation is One Simple Line

For very simple next state calculations we break the rule about separating the next state calculations from the registers.

14.• PROBLEM

```
a. Alternate counter code. Will this synthesize?<sup>1</sup>
always@(posedge clk or posedge rset)
begin
    count <= count+1;
    if (rset) count <= 0;
end
b. What does this code segment do?
reg [7:0] numb;
always@(posedge clk or posedge rset)
    begin
    if (du) numb = numb + 8'hff;
        else numb = numb + 1;
        if (rset) numb <= 0;
end</pre>
```

<sup>1.</sup> a) From what you know now, it would. Check out Slide 38 to see the problem. b)Check out 2's compliment numbers.





Simple FSMs (cont)

# Simple FSMs (cont)

We break the separation rule again.

#### 15.• PROBLEM

In a right shift with two's complement numbers, the most significant bit replicates itself during the shift. Thus 10101 shifted right once becomes 11010. This is called sign extension.

Revise the right shift code below to give the correct answer for two's complement numbers.

```
reg [7:0] Q
always@(posedge clk or posedge rset)
    begin
    if (rset) Q <= 0;
    Q <= Q >> 1;
    end
```



F	Procedural Synthesis	
Logic Inference		
Deciding what logic to	synthesize from code is called infere	ence.
always @ can infer: flip-flops, latches, and/or combinational logic.		
Flop-Flops		
always @(posedge Cl	k)	
This is the statement	that tells the logic compiler to generate flip f	flops.
Latches and Combinat	ional	
always @(C or D)		
<ul> <li>This may generate a l It may give just comb</li> </ul>	atch. inational logic.	
<b>Combinational</b>		
<ul> <li>If any input change ca</li> </ul>	auses a recalculation of all outputs.	
<u>Latches</u>		
For any output which	is not recalculated for all possible input cha	inges.
ted; 13/01/01 ified; January 13, 2001	Department of Electronics, Carleton University © John Knight	Slide 32 Vrlg p. 63

# Logic Inference -

**Generating Logic From Procedures** 

# **Logic Inference**

# **Generating Logic From Procedures**

A major concern is that synthesized logic and simulation both yield the same result. This is certainly not always true. Three examples that sometimes do not match are:

- 1. One has an incomplete trigger list but does not generate a latch. See Comment on Slide 33.
- 2. The use of functions which never infer latches.See Slide 35.
- 3. Assigning the same variable in two different procedures. See Slide 45.







# **Incomplete Trigger Lists**

# **Incomplete Trigger Lists**

#### What happens

The *Design Compiler* from Synopsys<sup>™</sup> generated an AND-OR gate here as specified. My theory is that because the gate was so explicitly expressed it decided to generate it without the latch.

Other synthesizers might put in latches.

One synthesis engine, no longer available, made a logic block which returned a constant Y=0.

#### Moral

Put all the input variable in the trigger list unless you are trying to build latches.

Input variables are:

all variables on the right-hand side of the equal sign,

all control variables for if and case.



# **Inserting Latches With or Without Your**



# **Combinational Inference**

#### **Incomplete Trigger Lists**

# Latch Insertion in Combinational Ifs

- Latches are inserted if the **else** branch is not explicitly stated. This is a very common error.
- The easy way to make sure all else cases are covered is to assign a default value to all outputs at the start of the procedure. Then use the **if** statements to overwrite it.



# **Functions Never Infer Latches**

**Functions Never Infer Latches** 

1 1

0 1

 $D+\overline{C} \\$ 

Z=D

0 1

0 1

Minimal

logic

C⊕D

0 1

1 0

<pre>lo Latch Inference from if module nolatch(Z,D,C); input D,C; output Z; reg Z; always @(C or D) begin Z=and func(C,D);</pre>	<ul> <li>Functions</li> <li>One or more inputs.</li> <li>One output; may be a concatenation of stuff.</li> <li>Functions forget everything between calls. Hence latches are not generated.</li> </ul>
end function and_func;	Functions generate only combinational logic. But no clear principle says what takes the place of inferred latches. Available inferring inferences
input D,C; reg Z; begin if (C==1) Z = D;	<ul> <li>Avoid facti-interring interences.</li> <li>Functions contain no timing control, delay or event checking statements.</li> <li>Functions must be contained within a</li> </ul>
<pre>// No else     and_func=Z;     end endfunction</pre>	<ul><li>module. Their argument passing is too weak to go outside.</li><li>Functions can call functions.</li></ul>
endmodule	

# Combinational Inference -

#### **Functions Never Infer Latches**

#### An incomplete specification

The lack of an else leaves two squares in the Karnaugh map undefined.

The possible combinatorial alternatives are:-

 $Z=C\cdot D, \quad Z=C\oplus D, \ Z=D+\overline{C}, \ \text{ or } Z=D.$ 

The and\_function shown was sent through the Design Compiler, and it generated an AND gate.

It did not generate the simplest logic treating the unspecified cases as don't cares. That would give Z=D. It did treat the unspecified cases as zero which gives  $Z=C\cdot D$ .

¢**\_**₀

0

0

1

1

1

two squares

unspecified

 $C \cdot D$ 

0 0

0

The one

chosen

1

# Functions subject to SNAWS<sup>1</sup>

Until a definite principle is generally known, assume anything may come out of the unspecified case.

#### Use functions only to save writing

A function can be used to define a block of code which will be repeated.

That is clearer and shorter than typing multiple detailed copies.

#### Tasks

Task are like functions but can contain multiple outputs and timing information, but not @(posedge clk). Tasks are not treated in these notes or by most synthesizers.

<sup>1.</sup> Simulation does Not Agree With Synthesis



Latch Inference (Cont) Latches Inferred From Non-full Case Latch Inference from case These are undefined cases 4'h0: Z=000000000; // decimal-decoder 4'hb: Z=0000000000; wir [3,0] in; 4'hc: Z=000000000; reg [10:1] Y; 4'hd: Z=000000000; always @(in) 4'he: Z=000000000; **case**(in) 4'hf: Z=000000000; 4'h1: Y=000000001; If one occurs Z will stay at its 4'h2: Y=000000010; previous values. 4'h3: Y=0000000100; Thus synthesis will infer 10 latches. 4'h4: Y=0000001000; 4'h5: Y=0000010000; To avoid latches 4'h6: Y=0000100000; Either include all cases, 4'h7: Y=000100000; 4'h8: Y=001000000; or equivalently use 4'h9: Y=0**1**0000000; 4'ha: Y=100000000; 4'h9: Y=010000000; endcase 4'ha: Y=100000000; default: Y=000000000; Slide 36 Printed; 13/01/01 Department of Electronics, Carleton University Modified; January 13, 2001 © John Knight Vrlg p. 71

# Combinational Inference -

Latches Generated When Case is Not Full

# Latches Generated When Case is Not Full

# **Full Case**

A full case is when an output is specified for all 2<sup>N</sup> cases. Where N is the number of bits in the case control.

If the case is not full, latches will be generated, even the unspecified cases can never happen.

## 16.• PROBLEM

Suggest another method of avoiding latches in a non-full case without using **default**. Hint, put in a value that will be overwritten.





# Combinational Inference

**Flip-Flop Inference** 

# **Flip-Flop Inference**

#### **Negative Edge Trigger**

Many libraries do not have falling-edge triggered flip-flop. The synthesizer may then insert an inverter in the clock line. Unless the circuit is all falling edge triggered, this will cause clock skew, and the synthesizer will then insert inverters in the data lines to fix hold time violations.

# Scan Testing

Scan testing is a very common test system. The flip flops all have muxs connected to their inputs. When Test/ Run = 0 the circuit runs normally. When Test/Run = 1, the flip-flops are all connected as a shift register. The shift register makes it very easy to set the flip-flops to any values. Then Test/Run is set to 0 to inject these values into the logic and perform a test on the logic.

If some of the flip-flops are falling edge triggered, then one needs two scan chains (shift registers) and the tests going between the chains are at best difficult for present test generation software.



#### Why Mix Clock Edges

A few circuits, like RAMbus, use both clock edges. Conversion from these inputs could use one or two opposite edge flip-flops although it is simpler to use latches. Other uses, such as eliminating hold time violations in shift registers, usually have better fixes.





#### **Flip-Flops With Asynchronous Reset**

# **Flip-Flops With Asynchronous Reset**

Synthesis assumes that anything with @(posedge...) is a flip flop and does not leave any freedom for creative coding.

```
17.• PROBLEM
```

```
always @(posedge clk or posedge rst or posedge set)
if (rst&(~set)) state<=start;
    elseif (set) state=4'hf;
    else begin
        state<=nxtstate;
    end</pre>
```

What is wrong with the above for synthesis?



Easier than <u>a</u> synchronous <u>Typical Synch Reset Code</u>	<ul> <li>Much Less Rigid Format</li> <li>Leave off the or posedge Rst.</li> <li>The if - else could be replaced by:</li> </ul>
<pre>reg Q; always @(posedge Clk)     begin     if (Rst) Q&lt;=0;     else Q &lt;= D;     end</pre>	<ul> <li>Synchronous resets are easy, but- They are not as good as asynchronous resets.</li> <li>1. They have setup and hold times</li> <li>2. Be careful using them for "power up" reset.</li> <li>a. The reset signal may violate the setup time.</li> <li>b. Machine will end up half in the reset state, and half in state one.</li> <li>3. If clock dividers are reset, the flip flops they feed may never see the reset.</li> </ul>
Printed; 13/01/01 Modified; January 13, 2001	Department of Electronics, Carleton University Slide 39 © John Knight Vrlg p. 77

**Flip-Flops With Asynchronous Reset** 

# **Flip-Flops with Synchronous Reset**

These have much more freedom for coding but are less useful.

#### Awkward properties of resets

When applying a synchronous reset, one must be sure that all the flip flops to be rest are supplied with at least one active clock edge during reset. If some flip flops are supplied from a clock divider, and the flip flops in the divider are reset, then divided clock will never appear during reset. This is a disadvantage of synchronous reset.

Asynchronous reset is like any other asynchronous signal. When it changes on the clock edge, some flip flops will get the old value and some the new. This means some of the flip flops will stay in reset another cycle, and the others will come out of reset now. To avoid this one must synchronize the reset signal, that is pass it through a D flip flop before applying it to the other flip flops.

In general the best reset is applied asynchronously and removed synchronously. However the synchronization is done to the reset signal. The individual flip flops still use an asynchronous reset.





# Minimizing Flip-Flops

# **Minimizing Flip-Flops**

The concept is very simple. Partition your finite state machines and do not include outputs in the block which is only supposed to contain registers.

18.• PROBLEM

```
What would you have done differently if you had written the code below.<sup>1</sup>
always @(posedge clk or posedge rst)
    if (rst) state<=start;
    else begin
        state<=nxtstate;
        nxtstate= state & (x^y);
    end</pre>
```

<sup>1.</sup> Mixing "=" and "<=" won't synthesize. nxtstate will be stored when it should not be.





**Blocking and Nonblocking** 

# **Blocking and Nonblocking**

#### **Nonblocking**

In synthesis nonblocking will act as though all right-hand variables were sampled on procedure entry Even for variables calculated within the procedure.

# <u>Example</u>

always @(a or b or c)

**b<=a;** if (b) // will be the old b

### **Blocking**

Blocking means calculations for the next statement are blocked until the present statement is completed.

#### initial begin

#1 e=2;

**#1 b=1;** // completed at t=2

#1 b<=0// completed at t=3. A previous blocking statement delays both blocking and nonblocking. e<=b; // completed at t=3; the preceding statement is nonblocking so this grabbed the old b=1. f=e; // completed at t=3, using the old e=2. It did not wait for e<=b to complete.

#### **Rule for Synthesizable Procedures**

Use blocking "=" for all combinational logic.

Allows assignments to depend on previous assignments like C code does.

Use nonblocking "<=" for flip-flops and registers.

Blocking behaves like D-flip-flops, transferring all data simultaneously.

Use nonblocking after always@(posedge clk) in synchronous test benches.



wir Clk, X; reg Z,Y; always @(posedge Clk) begin Z 10 Y 10 X	<ul> <li>The Nonblocking Assignment "&lt;="</li> <li>This is like a real flip-flop. On the clock edge, the old outputs are grabbed and use as the right-hand side inputs.</li> </ul>		
Z=Y; Y=X; C1 C1	<ul> <li>The outputs are all revised based on these grabbed inputs.</li> </ul>		
always @(posedge Clk) begin Y=X; Z=Y; end But Y is now X	<ul> <li><u>The Blocking Assignment "="</u></li> <li>Like a C++ program.</li> <li>Statements at the top can change</li> </ul>		
always @(posedge Clk) begin Z<=Y; Y<=X; C1< C1<	inputs beneath them. <u>You Can't Use Both</u> Verilog for simulation lets you use a		
always @(posedge Clk) begin Z 1D Y 1D Y<=X; Z<=Y; C1 C1 end	<ul> <li>reasonable mix of "=" and "&lt;=."</li> <li>Synthesizers will <u>not</u> allow both in o block.</li> </ul>		

**Blocking and Nonblocking** 

# **Blocking and Nonblocking**

# Top Figure

Normal shift register Z=Y; // Z get old Y Y=X; //Y gets input X

# <u>Next Figure Down</u>

Y=X; // Y gets input Z=Y; // In C this would also make Z=X. So does it here.

# **Bottom Two Figures**

Here the values of Y and X are saved when the procedure is entered. Changing Y on the left (output) side does not change it on the input side.





#### **Multiple Assignments**

# **Multiple Assignments**

If both statements are in the same procedure, the En2 would replace the En1 result in zero time. In synthesis this would mean the En2 result would take priority over En1. This type of coding is common for synthesis.

always @(posedge Clk)

begin
if (En1) Q=D1;// An enabled flip flop
if (En2) Q=D2;

end

It should not matter whether the assignments are blocking or nonblocking.

If delays are put on the statements simulation could give a glitch.

```
always @(posedge Clk)
begin
if (En1) #2 Q<=D1;
if (En2) #3 Q<=D2;
end
19.• PROBLEM What happens if:<sup>1</sup>
```

```
always @(posedge Clk)
begin if (En1) Q=D1;
end
always @(posedge Clk)
begin if (~En1) Q=D2;
end
```

L

I

<sup>1.</sup> This is a poor way to code. It should work for simulation since the two Qs are never activated at once. Synthesis might do anything.